| поискавой системы для электроныых деталей |
|
EL2003C датащи(PDF) 8 Page - Elantec Semiconductor |
|
|
|||||||||||||||||||||||||||||
EL2003C датащи(HTML) 8 Page - Elantec Semiconductor |
|
8 / 17 page ![]() 8 EL2003C, EL2033C 100MHz Video Line Driver The thermal resistance junction to case is 50°C/W for the plastic DIP. A suitable heat sink will increase the power dissipation capability significantly beyond that of the package alone. Several companies make standard heat sinks for both packages. Aavid and Thermalloy heat sinks have been used successfully. Parallel Operation If more than 100mA output is required or if heat man- agement is a problem, several EL2003C or EL2033Cs may be paralleled together. The result is as though each device was driving only part of the load. For example, if two units are paralleled then a 50 Ω load looks like 100Ω to each EL2003C. Parallel operation results in lower input and output impedances, increased bias current but no increase in offset voltage. An example showing three EL2003Cs in parallel and also the addition of a FET input buffer stage is shown below. By using a dual FET the circuit complexity is minimal and the performance is excellent. Take care to minimize the stray capacitance at the input of the EL2003Cs for maximum slew rate and bandwidth. Resistive Loads The DC gain of the EL2003C and EL2033C is the prod- uct of the unloaded gain (0.995) and the voltage divider formed by the device output resistance and the load resistance. The high frequency response of the EL2003C and EL2033C varies with the value of the load resistance as shown in the characteristic curves. If the 100MHz peak- ing is undesirable when driving load resistors greater than 50 Ω, an RC snubber circuit can be used from the output to ground. The snubber circuit works by present- ing a high frequency load resistance of less than 50 Ω while having no loading effect at low frequencies. FET Input Buffer with High Output Currents Parallel Operation IOUT ≥ ±300 mA ROUT 2Ω BW 100MHz SR = 1000V/µs J1, J2 2N5911 Dual FET R1, R2 Offset Adjust AV 0.995 RL RL ROUT + ------------------------------ × = Small Signal Response RL = 50Ω, CL = 10pF, VS = ±15V Top is VIN, Bottom is VOUT Large Signal Response RL = 100Ω, CL = 10pF, VS = ±15V Top is VIN, Bottom is VOUT |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |