DS2182 datasheet(3/25 Pages) DALLAS

3 / 25 page

DS2182A

3 of 25

PIN DESCRIPTION Table 1

SYMBOL

TYPE

DESCRIPTION

No Connect. No internal connection. This pin can be tied to either

VSS or VDD, or it can be floated.

RYEL

Receive Yellow Alarm. Transitions high when yellow alarm

detected; goes low when alarm clears.

RLINK

Receive Link Data. Updated with extracted FDL data one RCLK

before start of odd frames (193E) and held until next update.

Updated with extracted S-bit data one RCLK before start of even

frames (193S) and held until next update.

RLCLK

Receive Link Clock. 4 kHz demand clock for RLINK.

RCLK

Receive Clock. 1.544 MHz primary clock.

RCHCLK

Receive Channel Clock. 192 kHz clock; identifies time slot

(channel) boundaries.

RSER

Receive Serial Data. Received NRZ serial data; updated on rising

edges of RCLK.

No Connect. No internal connection. This pin can be tied to either

VSS or VDD, or it can be floated.

RFSYNC

Receive Frame Sync. Extracted 8 kHz clock, one RCLK wide; F-

bit position in each frame.

RMSYNC

Receive Multiframe Sync. Extracted multiframe sync; positive-

going edge indicates start of multiframe; 50% duty cycle.

RABCD

Receive ABCD Signaling. Extracted signaling data output; valid

for each channel in signaling frames. In non-signaling frames,

RABCD outputs the LSB of each channel word.

ESIGFR

Receive Signaling Frame. High during signaling frames; low

during non-signaling frames (and during resync).

RSIGSEL

Receive Signaling Select. In 193E framing, a .667 kHz clock that

identifies signaling frames A and C; a 1.33 kHz clock in 193S.

RST

Reset. A high-low transition clears all internal registers and resets

counters. A high-low-high transition initiates a resync.

RPOS

RNEG

Receive Bipolar Data Inputs. Sampled on falling of RCLK. Tie

together to receive NRZ data and disable bipolar violation

monitoring circuitry.

RCL

Receive Carrier Loss. High if 192 consecutive 0s appear at RPOS

and RNEG; goes low upon seeing 12.5% one’s density.

RBV

Receive Bipolar Violation. High during accused bit time at RSER.

If bipolar violation detected, low otherwise.

RFER

Receive Frame Error. High during F-bit time when FT or FS

errors occur (193S), or when FPS or CRC errors occur (193E). Low

during resync.

RLOS

Receive Loss of Sync. Indicates sync status; high when internal

resync is in progress, low otherwise.

DS2182 датащи(PDF) 3 Page - Dallas Semiconductor

DS2182 датащи(HTML) 3 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

датащи скачать

ссылки URL