поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS5101A датащи(PDF) 16 Page - Cirrus Logic

номер детали CS5101A
подробное описание детали  16-Bit, 100kHz/ 20kHz A/D Converters
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5101A датащи(HTML) 16 Page - Cirrus Logic

Back Button CS5101A Datasheet HTML 12Page - Cirrus Logic CS5101A Datasheet HTML 13Page - Cirrus Logic CS5101A Datasheet HTML 14Page - Cirrus Logic CS5101A Datasheet HTML 15Page - Cirrus Logic CS5101A Datasheet HTML 16Page - Cirrus Logic CS5101A Datasheet HTML 17Page - Cirrus Logic CS5101A Datasheet HTML 18Page - Cirrus Logic CS5101A Datasheet HTML 19Page - Cirrus Logic CS5101A Datasheet HTML 20Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 40 page
background image
Output Mode Control
The CS5101A and CS5102A can be configured
in three different output modes, as well as an in-
ternal, synchronous loop-back mode. This allows
great flexibility for design into a wide variety of
systems. The operating mode is selected by set-
ting the states of the SCKMOD and OUTMOD
pins. In all modes, data is output on SDATA,
starting with the MSB. Each subsequent data bit
is updated on the falling edge of SCLK.
When SCKMOD is high, SCLK is an input, al-
lowing the data to be clocked out with an
external serial clock at rates up to 5 MHz. Addi-
tional clock edges after #16 will clock out logic
’1’s on SDATA. Tying SCKMOD low reconfig-
ures SCLK as an output, and the converter clocks
out each bit as it’s determined during the conver-
sion process, at a rate of 1/4 the master clock
speed. Table 2 shows an overview of the different
states of SCKMOD and OUTMOD, and the cor-
responding output modes.
Pipelined Data Transmission (PDT)
PDT mode is selected by tying both SCKMOD
and OUTMOD high. In PDT mode, the SCLK
pin is an input. Data is registered during conver-
sion, and output during the following conversion
cycle. HOLD must be brought low, initiating an-
other conversion, before data from the previous
conversion is available on SDATA. If all the data
has not been clocked out before the next falling
edge of HOLD, the old data will be lost
(Figure 3).
Figure 3. Pipelined Data Transmission Mode (PDT)
CLKIN (i)
HOLD (i)
Internal
Status
SCLK (i)
SDATA (o)
CH1/2 (i)
D15
D14
D1 D0 (Ch. 1)
TRK1 (o)
TRK2 (o)
SSH/SDL (o)
Converting Ch. 2
D15
D14
D1
D0 (Ch. 2)
Converting Ch. 1
D15
68
72
76
0
4
8
6468
7276
4
8
64
60
60
00
Tracking Ch. 1
Tracking Ch. 2
SCLK
Input
Output
Input
Output
OUTMOD
0
1
0
1
SCKMOD
0
1
0
1
MODE
PDT
RBT
SSC
FRN
Input
Input
Input
Output
CH1/2
X
Input
Input
Input
HOLD
Table 2. Serial Output Modes
CS5101A CS5102A
16
DS45F2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com