поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS4331 датащи(PDF) 16 Page - Cirrus Logic

номер детали CS4331
подробное описание детали  8 Pin Stereo D/A Converter for Digital Audio
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4331 датащи(HTML) 16 Page - Cirrus Logic

Back Button CS4331 Datasheet HTML 12Page - Cirrus Logic CS4331 Datasheet HTML 13Page - Cirrus Logic CS4331 Datasheet HTML 14Page - Cirrus Logic CS4331 Datasheet HTML 15Page - Cirrus Logic CS4331 Datasheet HTML 16Page - Cirrus Logic CS4331 Datasheet HTML 17Page - Cirrus Logic CS4331 Datasheet HTML 18Page - Cirrus Logic CS4331 Datasheet HTML 19Page - Cirrus Logic CS4331 Datasheet HTML 20Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 38 page
background image
Configuration Register
The CS4330, CS4331, CS4333 support multiple
2’s-complement data/clock formats. The required
format is governed by the contents of the Con-
figuration Register. The 5-bit register determines
which serial data format is acceptable, the fre-
quency of the Internal Serial Clock, on which
edge of SCLK audio data must be valid, and the
number of bits to be loaded into the input buffer.
On initial power-up, the register is loaded with
the default settings, and it is not necessary to
write to the register if this format is appropriate.
The default settings are shown in Figures 4-7.
The 8-bit code includes a 3-bit preamble to pre-
vent accidental access to the Configuration
Register. Each bit of the code is read on the fall-
ing edge of LRCK as shown in the Figures 21
and 22. The code 01000000 is considered to be
an error condition and is ignored. The configura-
tion routine requires that the SDATA pin is held
high, as shown in Figures 21 and 22, to prevent
accidental writing to the register. The Configura-
tion Register is only accessible prior to entering
the External Serial Clock Mode. For I
2S mode,
the user must set B6 to 0, and B7 to 1.
B1
B2
B3
B4
B5
B6
B7
B8
B1
B2
B3
Configuration Access Code
0
1
0
Access Allowed
All other Codes
Access Denied
B4
B5
Internal SCLK Mode only
Sets Internal SCLK/LRCK Ratio *
0
0
SCLK/LRCK = 32
01
Reserved
1
0
SCLK/LRCK = 64
1
1
SCLK/LRCK = 128
* The Internal SCLK will be 48 Fs, if the
MCLK/LRCK ratio is 384
×.
B4
B5
External SCLK Mode only
Selects Data Sampling edge of SCLK
1
0
Rising edge of SCLK
1
1
Falling edge of SCLK
B6
Left or Right Justified Data
in relation to LRCK transition
0
Left Justified
1
Right Justified
B7
I
2S Data Format
0Disabled
1Enabled
B8
Sets the number of Bits
0
18 Bits
1
16 Bits
Schematic & Layout Review Service
Confirm Optimum
Schematic & Layout
Before Building Your Board.
Confirm Optimum
Schematic & Layout
Before Building Your Board.
For Our Free Review Service
Call Applications Engineering.
For Our Free Review Service
Call Applications Engineering.
Call: (512) 445-7222
CS4330, CS4331, CS4333
16
DS136F1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com