поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CAT523 датащи(PDF) 3 Page - Catalyst Semiconductor

номер детали CAT523
подробное описание детали  Configured Digitally Programmable Potentiometer (DPP): Programmable Voltage Applications
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CATALYST [Catalyst Semiconductor]
домашняя страница  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT523 датащи(HTML) 3 Page - Catalyst Semiconductor

  CAT523 Datasheet HTML 1Page - Catalyst Semiconductor CAT523 Datasheet HTML 2Page - Catalyst Semiconductor CAT523 Datasheet HTML 3Page - Catalyst Semiconductor CAT523 Datasheet HTML 4Page - Catalyst Semiconductor CAT523 Datasheet HTML 5Page - Catalyst Semiconductor CAT523 Datasheet HTML 6Page - Catalyst Semiconductor CAT523 Datasheet HTML 7Page - Catalyst Semiconductor CAT523 Datasheet HTML 8Page - Catalyst Semiconductor CAT523 Datasheet HTML 9Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
CAT523
3
Advance Information
AC ELECTRICAL CHARACTERISTICS:
VDD = +2.7V to +5.5V, VREFH = +VDD, VREFL = 0V, unless otherwise specified
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Digital
tCSMIN
Minimum CS Low Time
150
—
—
ns
tCSS
CS Setup Time
100
—
—
ns
tCSH
CS Hold Time
0
—
—
ns
tDIS
DI Setup Time
50
—
—
ns
tDIH
DI Hold Time
50
—
—
ns
tDO1
Output Delay to 1
—
—
150
ns
tDO0
Output Delay to 0
—
—
150
ns
tHZ
Output Delay to High-Z
—
400
—
ns
tBusy
Erase/Write Cycle Time
—
4
5
ms
tLZ
Output Delay to Low-Z
—
400
—
ns
tPROG
Erase/Write Pulse Width
700
—
—
ns
tPS
PROG Setup Time
150
—
—
ns
tCLKH
Minimum CLK High Time
500
—
—
ns
tCLKL
Minimum CLK Low Time
300
—
—
ns
fC
Clock Frequency
DC
—
1
MHz
Analog
tDS
DAC Settling Time to 1/2 LSB
CLOAD = 10 pF, VDD = +5V
—
3
10
µs
CLOAD = 10 pF, VDD = +3V
—
6
10
µs
Pin Capacitance
CIN
Input Capacitance
VIN = 0V, f = 1 MHz(2)
—8
—
pF
COUT
Output Capacitance
VOUT = 0V, f = 1 MHz(2)
—6
—
pF
NOTES: 1. All timing measurements are defined at the point of signal crossing VDD / 2.
2. These parameters are periodically sampled and are not 100% tested.
Analog Output
Temperature
Power Supply
DC ELECTRICAL CHARACTERISTICS (Cont.):
VDD = +2.7V to +5.5V , VREFH = +VDD, VREFL = 0V, unless otherwise specified
Symbol
Parameter
Conditions
Min
Typ
Max
Units
FSO
Full-Scale Output Voltage
VR = VREFH–VREFL
0.99 VR
0.995 VR
—V
ZSO
Zero-Scale Output Voltage
VR = VREFH–VREFL
—
0.005 VR
0.01 VR
V
IL
DAC Output Load Current
—
—
1
µA
ROUT
DAC Output Impedance
VDD = +5V
—
—
100k
Ω
VDD = +3V
—
—
150k
Ω
PSSR
Power Supply Rejection
ILOAD = 250 nA
—
—
1
LSB / V
TCO
VOUT Temperature Coefficient
VREFH = +5V, VREFL = 0V
—
—
200
µV/ °C
VDD = +5V, ILOAD = 250nA
TCREF
Temperature Coefficient of
VREFH to VREFL
—
700
—
ppm /
°C
VREF Resistance
IDD1
Supply Current (Read)
Normal Operating
—
400
600
µA
IDD2
Supply Current (Write)
VDD=5V
—
1600
2500
µA
VDD=3V
—
1000
1600
µA
VDD
Operating Voltage Range
2.7
—
5.5
V
CL = 100 pF,
see note 1



Html Pages

1 2 3 4 5 6 7 8 9 10


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com