поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CAT24C01B датащи(PDF) 3 Page - Catalyst Semiconductor

номер детали CAT24C01B
подробное описание детали  1K-Bit Serial EEPROM
PDF  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CATALYST [Catalyst Semiconductor]
домашняя страница  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT24C01B датащи(HTML) 3 Page - Catalyst Semiconductor

  CAT24C01B Datasheet HTML 1Page - Catalyst Semiconductor CAT24C01B Datasheet HTML 2Page - Catalyst Semiconductor CAT24C01B Datasheet HTML 3Page - Catalyst Semiconductor CAT24C01B Datasheet HTML 4Page - Catalyst Semiconductor CAT24C01B Datasheet HTML 5Page - Catalyst Semiconductor CAT24C01B Datasheet HTML 6Page - Catalyst Semiconductor CAT24C01B Datasheet HTML 7Page - Catalyst Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 3 / 7 page
background image
CAT24C01B
3
Doc. No. 25085-00 7/99 S-1
A.C. CHARACTERISTICS
VCC = +1.8V to +6.0V, CL=1TTL Gate and 100pF (unless otherwise specified).
Read & Write Cycle Limits
Symbol
Parameter
1.8V, 2.5V
4.5V-5.5V
Min.
Max.
Min.
Max.
Units
FSCL
Clock Frequency
100
400
kHz
TI(1)
Noise Suppression Time
100
100
ns
Constant at SCL, SDA Inputs
tAA
SCL Low to SDA Data Out
3.5
1
µs
and ACK Out
tBUF(1)
Time the Bus Must be Free Before
4.7
1.2
µs
a New Transmission Can Start
tHD:STA
Start Condition Hold Time
4
0.6
µs
tLOW
Clock Low Period
4.7
1.2
µs
tHIGH
Clock High Period
4
0.6
µs
tSU:STA
Start Condition Setup Time
4.7
0.6
µs
(for a Repeated Start Condition)
tHD:DAT
Data In Hold Time
0
0
ns
tSU:DAT
Data In Setup Time
250
100
ns
tR(1)
SDA and SCL Rise Time
1
0.3
µs
tF(1)
SDA and SCL Fall Time
300
300
ns
tSU:STO
Stop Condition Setup Time
4.7
0.6
µs
tDH
Data Out Hold Time
100
100
ns
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
The write cycle time is the time from a valid stop
condition of a write sequence to the end of the internal
program/erase cycle. During the write cycle, the bus
interface circuits are disabled, SDA is allowed to remain
high, and the device does not respond to its input.
Write Cycle Limits
Symbol
Parameter
Min.
Typ.
Max
Units
tWR
Write Cycle Time
10
ms
Power-Up Timing(1)(2)
Symbol
Parameter
Max.
Units
tPUR
Power-up to Read Operation
1
ms
tPUW
Power-up to Write Operation
1
ms



Html Pages

1 2 3 4 5 6 7


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com