DOCUMENT CONTROLLED

文件編號 :

文件標題 :

PAC7010LU Specification Spec.

版

次 :

01

Page

3

of

5

本 資 料 所 有 權 屬 原 相 科 技 股 份 有 限 公 司 ,

非 經 准 許 不 可 翻 印 、 複 印 或 轉 變 任 何 其 他 形 式 .

This specification is the property of PixArt and shall not be reproduced, copied or transformed to any other forms without permission.

3

Ball Description:

 14-Balls CSP

Ball No.

Name

Type Definition

A1

RSTN

IN

Reset pin, low active

A3

ATPG

IN

Test Mode Select; active high

A4

VDDAY

IN

Internal voltage reference

B1

CLKEN

OUT Control External Oscillator enable pin; if high CLK input

B2

RXD

IN

RXD for UART

B3

VDDA18V

PWR Regulator output for Analog power

B4

VSSA

GND Analog ground

C1

VSYNC

OUT Sensor Vsync

C2

OMDO/GPO

OUT

Reg_0x28 Bit[7]:

If Reg_0x28 bit0=1; bit7=0 output low, bit7=1output high

Reg_0x28 Bit[0] defined OMDO/GPO pin as:

0: OMDO output object motion detect output pin.

1: GPO generation purpose output (defined by Reg_0x28 bit[4:0])

C3

VDDMAIN

PWR 2.0V ~ 3.6V External provide for PAC7010 regulator power

C4

VDDD18V

PWR Regulator output for Digital power

D1

VSSD

GND Digital ground

D3

TXD

OUT TXD for UART

D4

CLK

IN

Oscillator input for system clock,