74LVC2G00

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Product data sheet

Rev. 12 — 8 April 2013

4 of 20

NXP Semiconductors

74LVC2G00

Dual 2-input NAND gate

6.2 Pin description

7.

Functional description

[1]

H = HIGH voltage level; L = LOW voltage level.

8.

Limiting values

[1]

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2]

[3]

For TSSOP8 package: above 55

C the value of P

For VSSOP8 package: above 110

C the value of P

For XSON8 and XQFN8 packages: above 118

C the value of P

Table 3.

Pin description

Symbol

Pin

Description

SOT505-2, SOT765-1, SOT833-1, SOT1089,

SOT996-2, SOT1116 and SOT1203

SOT902-2

1A, 2A

1, 5

7, 3

data input

1B, 2B

2, 6

6, 2

data input

GND

4

4

ground (0 V)

1Y, 2Y

7, 3

1, 5

data output

8

8

supply voltage

Table 4.

Function table[1]

Input

Output

nA

nB

nY

LLH

LH

H

HL

H

HHL

Table 5.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol

Parameter

Conditions

Min

Max

Unit

supply voltage

0.5

+6.5

V

input voltage

[1]

0.5

+6.5

V

output voltage

Active mode

[1]

0.5

V

Power-down mode

[1][2]

0.5

+6.5

V

input clamping current

50

-

mA

output clamping current

-

50

mA

output current

-

50

mA

supply current

-

100

mA

ground current

100

-

mA

storage temperature

65

+150

C

total power dissipation

[3] -

300

mW