AM79C30AJC datasheet(41/101 Pages) AMD

41 / 101 page

Am79C30A/32A Data Sheet

D-Channel Receive and Transmit Errors

Non-Integer Number of Bytes

A non-integer number of bytes occurs when the num-

ber of D-channel bits received between opening and

closing flags is not divisible by eight. If a received

packet consists of a non-integer number of bytes, the

DLC sets bit 1 in the D-channel Error Register (DER) to

a logical 1 when the last byte of the associated packet

is read from the D-channel Receive buffer.

Frame Check Sequence Error

If a received packet, including its 16-bit Frame Check

Sequence, is not received perfectly, the DLC sets DER

bit 3 to a logical 1 when the last byte of the associated

packet is read from the Receive buffer.

Receive Packet Abort

If seven contiguous 1s are received while receiving a

packet, the packet will be terminated. DER bit 0 will be

set to a logical 1 when the last byte of the associated

packet is read from the D-channel Receive buffer.

Overflow

Overflow occurs when the total number of D-channel

bytes within a packet (including, only when enabled,

the Frame Check Sequence bytes) exceeds the limit

contained in the D-channel Receive Byte Limit Regis-

ter. (See Receiving D-channel Packets section.) When

overflow occurs, the DLC terminates the packet, and

sets DER bit 4 to a logical 1 when the last byte of the

associated packet is read from the D-channel Receive

buffer.

Underflow

If a received D-channel (including FCS) packet is less

than 5 bytes for a 2-byte address packet, an underflow

error condition occurs, and the DLC sets DER bit 5 to a

logical 1 when the last byte of the associated packet is

read from the D-channel Receive buffer.

Overrun

A D-channel overrun error occurs when the receiver

buffer is full, and another byte is received. This can

happen if the D-channel Receive buffer fills, and is not

read within 425

µs. When this error occurs, the DLC

sets DER bit 6 to a logical 1 and terminates the packet.

Underrun

A D-channel underrun error occurs when an empty

D-channel buffer is transmitted. This can happen if the

D-channel Transmit buffer is not loaded within 375

µs

of the D-channel Transmit buffer Empty interrupt being

asserted (IR bit 0). When this error occurs, the DLC

sets DER bit 7 to a logical 1 and terminates the packet.

Receive Packet Lost

Receive Packet Lost occurs when two outstanding

packets have been received and not serviced (the mi-

croprocessor has not read the DCRB register), and a

third packet is received. When this error occurs, DSR2

bit 2 is set to a logical 1 and the incoming packet is ter-

minated (not received).

DLC REGISTERS

The DLC contains the following registers.

Registers

Number of Registers

Mnemonic

First Received Byte Address Registers

FRAR

Second Received Byte Address Registers

SRAR

Transmit Address Register (16-bit)

TAR

D-channel Receive Byte Limit Register (16-bit)

DRLR

D-channel Receive Byte Count Register (16-bit) (2-word FIFO)

DRCR

D-channel Transmit Byte Count Register (16-bit)

DTCR

Random Number Generator Registers

RNGR

D-channel mode registers

DMR

Address Status Register (2-byte FIFO)

ASR

Extended FIFO Control Register

EFCR

D-channel Transmit buffer Register

—

DCTR

D-channel Receive buffer Register

—

DCRB

D-channel Status Register #1

DSR1

D-channel Status Register #2

DSR2

D-channel Error Register (2-byte FIFO)

DER

AM79C30AJC датащи(PDF) 41 Page - Advanced Micro Devices

AM79C30AJC датащи(HTML) 41 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL