AM53CF96JCW datasheet(21/76 Pages) AMD

21 / 76 page

P R E L I M I N A R Y

AMD

Am53CF94/Am53CF96

STATREG – Bit 2 – MSG – Message

STATREG – Bit 1 – C/D – Command/Data

STATREG – Bit 0 – I/O – Input/Output

Bit2

Bit1

Bit0

MSG

C/D

I/O

SCSI Phase

Message In

Message Out

Reserved

Status

Command

Data_In

Data_Out

The MSG, C/D and I/O bits together can be referred to

as the SCSI Phase bits. They indicate the phase of the

SCSI bus. These bits may be latched or unlatched

depending on whether or not the ENF bit in Control

In the latched mode the SCSI phase bits are latched at

the end of a command and the latch is opened when the

Interrupt Status Register (INSTREG) is read. In the un-

latched mode, they indicate the phase of the SCSI bus

when this register is read.

SCSI Destination ID Register (04H) Write

RES

00000

SCSI Destination ID Register

SDIDREG

Address: 04H

Type: Write

76543

210

DID2

DID1

DID0

xxx

Reserved

SCSI Destination ID 2:0

Reserved

17348B-21

SDIDREG – Bits 7:3 – RES – Reserved

SDIDREG – Bits 2:0 – DID 2:0 – Destination ID 2:0

The DID 2:0 bits are the encoded SCSI ID of the device

on the SCSI bus which needs to be selected or

reselected.

At power-up the state of these bits is undefined. The DID

2:0 bits are not affected by reset.

DID2

DID1

DID0

SCSI ID

1117

1106

1015

1004

0113

0102

0011

0000

AM53CF96JCW датащи(PDF) 21 Page - Advanced Micro Devices

AM53CF96JCW датащи(HTML) 21 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

датащи скачать

ссылки URL