поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM53CF96KC датащи(PDF) 36 Page - Advanced Micro Devices

номер детали AM53CF96KC
подробное описание детали  Enhanced SCSI-2 Controller (ESC)
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM53CF96KC датащи(HTML) 36 Page - Advanced Micro Devices

Back Button AM53CF96KC Datasheet HTML 32Page - Advanced Micro Devices AM53CF96KC Datasheet HTML 33Page - Advanced Micro Devices AM53CF96KC Datasheet HTML 34Page - Advanced Micro Devices AM53CF96KC Datasheet HTML 35Page - Advanced Micro Devices AM53CF96KC Datasheet HTML 36Page - Advanced Micro Devices AM53CF96KC Datasheet HTML 37Page - Advanced Micro Devices AM53CF96KC Datasheet HTML 38Page - Advanced Micro Devices AM53CF96KC Datasheet HTML 39Page - Advanced Micro Devices AM53CF96KC Datasheet HTML 40Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 76 page
background image
P R E L I M I N A R Y
AMD
36
Am53CF94/Am53CF96
Data Alignment Register (0FH) Write
17348B-34
DA7
DA6
DA5
DA4
DA3
DA2
DA1
DA0
00
0
0
0
00
0
Data Alignment Register
Address: OF H
DALREG
Type: Write
76
5
4
3
21
0
The Data Alignment Register (DALREG) is used if the
first byte of a 16-bit DMA transfer from the SCSI bus to
the host processor is misaligned. Prior to issuing an in-
formation transfer command, the host processor must
set the Data Alignment Enable (DAE) bit in Control Reg-
ister Two (CNTLREG2).
This register may be loaded immediately following the
phase change to Synchronous Data In. This byte will
become the LSB of the first word transmitted from the
FIFO to the DMA controller. The MSB will be comprised
of the first byte received over the SCSI bus. Together,
these bytes constitute the first 16-bit word transferred to
memory.
DALREG – Bits 7:0 – DA 7:0 – Data Alignment 7:0
Part-Unique ID Register (0EH) Read Only
This register extends the transfer counter from 16 to 24
bits and is only enabled when the ENF bit is set (bit 6,
Control Register Two). The descriptions accompanying
the Start Transfer Count Registers and the Current
Count Registers should be referenced for more informa-
tion regarding the transfer counter.
This register is also used to store the part-unique ID
code for the Am53CF94/96. This information may be ac-
cessed when all of the following are true:
1) A value has not been loaded into this register
2) A DMA NOP command has been issued (code 80h)
3) Bit 6 in Control Register Two is set (ENF bit)
4) A power up or chip reset has taken place
When the above conditions are satisfied, the following
bit descriptions apply:
ID
Am53CF94, 3 V
12
Am53CF94, 5 V
12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com