поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AM79761 датащи(PDF) 15 Page - Advanced Micro Devices

номер детали AM79761
подробное описание детали  Physical Layer 10-Bit Transceiver for Gigabit Ethernet (GigaPHY??SD)
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79761 датащи(HTML) 15 Page - Advanced Micro Devices

Back Button AM79761 Datasheet HTML 11Page - Advanced Micro Devices AM79761 Datasheet HTML 12Page - Advanced Micro Devices AM79761 Datasheet HTML 13Page - Advanced Micro Devices AM79761 Datasheet HTML 14Page - Advanced Micro Devices AM79761 Datasheet HTML 15Page - Advanced Micro Devices AM79761 Datasheet HTML 16Page - Advanced Micro Devices AM79761 Datasheet HTML 17Page - Advanced Micro Devices AM79761 Datasheet HTML 18Page - Advanced Micro Devices AM79761 Datasheet HTML 19Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 20 page
background image
Am79761
15
PRELIMINARY
AC CHARACTERISTICS (Continued)
Figure 22.
Receive Timing Waveform
Table 22.
Receive AC Characteristics
Symbol
Parameter Description
Test Conditions
Min
Max
Unit
T1
Data or COM_DET Valid prior
to RCLK/RCLKN rise
Measured between the 1.4 V
point of RCLK or RCLKN and a
valid level of RXD[0:9]. All
outputs driving 10 pF load.
3.0
—
ns
T2
Data or COM_DET Valid after
RCLK or RCLKN rise
2.0
—
ns
T3
Deviation of RCLK rising edge
to RCLKN rising edge delay
from nominal.
Nominal delay is 10 bit times.
Tested on sample basis
-500
500
ps
T4
Deviation of RCLK, RCLKN
frequency from nominal.
Whether or not locked to serial
data
-1.0
1.0
%
TR, TF
RXD[0:9], COM_DET, RCLK,
RCLKN rise and fall time
Between VIL(MAX) and VIH(MIN),
into 10 pf load.
—
2.4
ns
Rlat
Latency from RX
± to RXD[0:9]
bc = Bit clock
ns = Nano second
15 bc + 2 ns
34 bc + 2 ns
—
TLOCK
Data acquisition lock time @
1.25 Gbps
8B/10B IDLE pattern.
Tested on a sample basis
—
2.0
µs
Receive Data
Jitter
Receive Data Jitter Power
dBc, RMS for 10-12 Bit Error
Ratio Tested on a sample basis
—40
ps
T1
T2
RCLK
RCLKN
RXD[0:9]
Data Valid
Data Valid
Data Valid
T3
T4
21560A-8
delay
f
baud
10
-----------
T
3
±
=
f
RCLK
f
REFCLK
2
--------------------T
4
±
=
PhaseNoise
100KHz
1
2
BitTime
×
--------------------------------
∫



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com