поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PIC24HJ128GP310 датащи(PDF) 65 Page - Microchip Technology

номер детали PIC24HJ128GP310
подробное описание детали  High-Performance, 16-Bit Microcontrollers
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC24HJ128GP310 датащи(HTML) 65 Page - Microchip Technology

Back Button PIC24HJ128GP310 Datasheet HTML 61Page - Microchip Technology PIC24HJ128GP310 Datasheet HTML 62Page - Microchip Technology PIC24HJ128GP310 Datasheet HTML 63Page - Microchip Technology PIC24HJ128GP310 Datasheet HTML 64Page - Microchip Technology PIC24HJ128GP310 Datasheet HTML 65Page - Microchip Technology PIC24HJ128GP310 Datasheet HTML 66Page - Microchip Technology PIC24HJ128GP310 Datasheet HTML 67Page - Microchip Technology PIC24HJ128GP310 Datasheet HTML 68Page - Microchip Technology PIC24HJ128GP310 Datasheet HTML 69Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 286 page
background image
© 2007 Microchip Technology Inc.
DS70175F-page 63
PIC24HJXXXGPX06/X08/X10
TABLE 5-1:
RESET FLAG BIT OPERATION
5.1
Clock Source Selection at Reset
If clock switching is enabled, the system clock source at
device Reset is chosen, as shown in Table 5-2. If clock
switching is disabled, the system clock source is always
selected according to the oscillator Configuration bits.
Refer to Section 8.0 “Oscillator Configuration” for
further details.
TABLE 5-2:
OSCILLATOR SELECTION vs.
TYPE OF RESET (CLOCK
SWITCHING ENABLED)
5.2
Device Reset Times
The Reset times for various types of device Reset are
summarized in Table 5-3. The system Reset signal is
released after the POR and PWRT delay times expire.
The time at which the device actually begins to execute
code also depends on the system oscillator delays,
which include the Oscillator Start-up Timer (OST) and
the PLL lock time. The OST and PLL lock times occur
in parallel with the applicable reset delay times.
The FSCM delay determines the time at which the
FSCM begins to monitor the system clock source after
the reset signal is released.
Flag Bit
Setting Event
Clearing Event
TRAPR (RCON<15>)
Trap conflict event
POR
IOPUWR (RCON<14>)
Illegal opcode or uninitialized
W register access
POR
EXTR (RCON<7>)
MCLR Reset
POR
SWR (RCON<6>)
RESET instruction
POR
WDTO (RCON<4>)
WDT time-out
PWRSAV instruction, POR
SLEEP (RCON<3>)
PWRSAV #SLEEP instruction
POR
IDLE (RCON<2>)
PWRSAV #IDLE instruction
POR
BOR (RCON<1>)
BOR
POR (RCON<0>)
POR
Note: All Reset flag bits may be set or cleared by the user software.
Reset Type
Clock Source Determinant
POR
Oscillator Configuration bits
(FNOSC<2:0>)
BOR
MCLR
COSC Control bits
(OSCCON<14:12>)
WDTR
SWR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com