| поискавой системы для электроныых деталей |
|
APA600 датащи(PDF) 17 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
APA600 датащи(HTML) 17 Page - Microsemi Corporation |
|
17 / 178 page ![]() ProASICPLUS Flash Family FPGAs v5.9 2-7 Power-Up Sequencing While ProASICPLUS devices are live at power-up, the order of VDD and VDDP power-up is important during system start-up. VDD should be powered up simultaneously with VDDP on ProASIC PLUS devices. Failure to follow these guidelines may result in undesirable pin behavior during system start-up. For more information, refer to Actel’s Power-Up Behavior of ProASICPLUS Devices application note. LVPECL Input Pads In addition to standard I/O pads and power pads, ProASICPLUS devices have a single LVPECL input pad on both the east and west sides of the device, along with AVDD and AGND pins to power the PLL block. The LVPECL pad cell consists of an input buffer (containing a low voltage differential amplifier) and a signal and its complement, PPECL (I/P) (PECLN) and NPECL (PECLREF). The LVPECL input pad cell differs from the standard I/O cell in that it is operated from VDD only. Since it is exclusively an input, it requires no output signal, output enable signal, or output configuration bits. As a special high-speed differential input, it also does not require pull-ups. Recommended termination for LVPECL inputs is shown in Figure 2-7. The LVPECL pad cell compares voltages on the PPECL (I/P) pad (as illustrated in Figure 2-8) and the NPECL pad and sends the results to the global MUX (Figure 2-11 on page 2-11). This high-speed, low-skew output essentially controls the clock conditioning circuit. LVPECLs are designed to meet LVPECL JEDEC receiver standard levels (Table 2-5). Figure 2-7 • Recommended Termination for LVPECL Inputs Figure 2-8 • LVPECL High and Low Threshold Values Table 2-5 • LVPECL Receiver Specifications Symbol Parameter Minimum Maximum Units VIH Input High Voltage 1.49 2.72 V VIL Input Low Voltage 0.86 2.125 V VID Differential Input Voltage 0.3 VDD V + _ PPECL NPECL From LVPECL Driver Data Z = 50 Ω 0 Z = 50 Ω 0 R = 100 Ω 2.72 2.125 1.49 0.86 Voltage |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |