DSPIC30F2010 datasheet(101/236 Pages) MICROCHIP

101 / 236 page

DS70150C-page 99

dsPIC30F6010A/6015

FIGURE 15-4:

DEAD-TIME TIMING DIAGRAM

15.8

Independent PWM Output

An independent PWM Output mode is required for driv-

ing certain types of loads. A particular PWM output pair

is in the Independent Output mode when the corre-

sponding PMOD bit in the PWMCON1 register is set.

No dead-time control is implemented between adjacent

PWM I/O pins when the module is operating in the

Independent mode and both I/O pins are allowed to be

active simultaneously.

In the Independent mode, each duty cycle generator is

connected to both of the PWM I/O pins in an output

pair. By using the associated Duty Cycle register and

the appropriate bits in the OVDCON register, the user

may select the following signal output options for each

PWM I/O pin operating in the Independent mode:

• I/O pin outputs PWM signal

• I/O pin inactive

• I/O pin active

15.9

Single-Pulse PWM Operation

The PWM module produces single pulse outputs when

the PTCON control bits PTMOD<1:0> = 10. Only edge-

aligned outputs may be produced in the Single-Pulse

mode. In Single-Pulse mode, the PWM I/O pin(s) are

driven to the active state when the PTEN bit is set.

When a match with a Duty Cycle register occurs, the

PWM I/O pin is driven to the inactive state. When a

match with the PTPER register occurs, the PTMR

to the inactive state, the PTEN bit is cleared, and an

interrupt is generated.

15.10 PWM Output Override

The PWM output override bits allow the user to manu-

ally drive the PWM I/O pins to specified logic states,

independent of the duty cycle comparison units.

All control bits associated with the PWM output over-

ride function are contained in the OVDCON register.

The upper half of the OVDCON register contains eight

bits, POVDxH<4:1> and POVDxL<4:1>, that determine

which PWM I/O pins will be overridden. The lower half

the

OVDCON

contains

eight

bits,

POUTxH<4:1> and POUTxL<4:1>, that determine the

state of the PWM I/O pins when a particular output is

overridden via the POVD bits.

15.10.1

COMPLEMENTARY OUTPUT MODE

When a PWMxL pin is driven active via the OVDCON

ment of the corresponding PWMxH pin in the pair.

Dead-time insertion is still performed when PWM

channels are overridden manually.

15.10.2

OVERRIDE SYNCHRONIZATION

If the OSYNC bit in the PWMCON2 register is set, all

output overrides performed via the OVDCON register

are synchronized to the PWM time base. Synchronous

output overrides occur at the following times:

• Edge-Aligned mode, when PTMR is zero.

• Center-Aligned modes, when PTMR is zero and

when the value of PTMR matches PTPER.

Duty Cycle Generator

PWMxH

PWMxL

Time selected by DTSxA bit (A or B)

Time selected by DTSxI bit (A or B)

DSPIC30F2010 датащи(PDF) 101 Page - Microchip Technology

DSPIC30F2010 датащи(HTML) 101 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL