MP2007 – 3A, 1.3V-6.0V INPUT, DDR MEMORY TERMINATION REGUALTOR

MP2007 Rev. 0.2

www.MonolithicPower.com

10

7/23/2009

MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.

© 2009 MPS. All Rights Reserved.

6. VDDQ should be connected to VREF Input

with wide and short trace if VDDQ is used as the

sourcing supply for VTT. An input capacitor of at

least 10

μF should be added close to the VDDQ

pin and bypassed to GND if external voltage

supply is used as the VTT sourcing supply.