| поискавой системы для электроныых деталей |
|
EPC2LI20 датащи(PDF) 15 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EPC2LI20 датащи(HTML) 15 Page - Altera Corporation |
|
15 / 26 page ![]() IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing Page 15 Configuration Devices for SRAM-Based LUT Devices January 2012 Altera Corporation Figure 4 shows the timing requirements for the JTAG signals. Table 7 lists the timing parameters and values for configuration devices. Figure 4. EPC2 Device JTAG Waveforms Table 7. JTAG Timing Parameters and Values Symbol Parameter Min Max Unit tJCP TCK clock period 100 — ns tJCH TCK clock high time 50 — ns tJCL TCK clock low time 50 — ns tJPSU JTAG port setup time 20 — ns tJPH JTAG port hold time 45 — ns tJPCO JTAG port clock to output — 25 ns tJPZX JTAG port high impedance to valid output — 25 ns tJPXZ JTAG port valid output to high impedance — 25 ns tJSSU Capture register setup time 20 — ns tJSH Capture register hold time 45 — ns tJSCO Update register clock to output — 25 ns tJSZX Update register high impedance to valid output — 25 ns tJSXZ Update register valid output to high impedance — 25 ns TDO TCK tJPZX tJPCO tJPH tJPXZ tJCP tJPSU tJCL tJCH TDI TMS Signal to be Captured Signal to be Driven tJSZX tJSSU tJSH tJSCO tJSXZ |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |