поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M24C32-FDW6TP датащи(PDF) 31 Page - STMicroelectronics

номер детали M24C32-FDW6TP
подробное описание детали  32-Kbit serial I짼C bus EEPROM
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M24C32-FDW6TP датащи(HTML) 31 Page - STMicroelectronics

Back Button M24C32-FDW6TP Datasheet HTML 27Page - STMicroelectronics M24C32-FDW6TP Datasheet HTML 28Page - STMicroelectronics M24C32-FDW6TP Datasheet HTML 29Page - STMicroelectronics M24C32-FDW6TP Datasheet HTML 30Page - STMicroelectronics M24C32-FDW6TP Datasheet HTML 31Page - STMicroelectronics M24C32-FDW6TP Datasheet HTML 32Page - STMicroelectronics M24C32-FDW6TP Datasheet HTML 33Page - STMicroelectronics M24C32-FDW6TP Datasheet HTML 34Page - STMicroelectronics M24C32-FDW6TP Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 40 page
background image
M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF
DC and AC parameters
Doc ID 4578 Rev 21
31/40
Table 19.
1 MHz AC characteristics
Symbol
Alt.
Parameter(1)
1.
Only for M24C32 devices identified by the process letter K (devices qualified at 1 MHz).
Min.
Max.
Unit
fC
fSCL
Clock frequency
0
1
MHz
tCHCL
tHIGH
Clock pulse width high
260
-
ns
tCLCH
tLOW
Clock pulse width low
500
-
ns
tXH1XH2
tR
Input signal rise time
(2)
2.
There is no min. or max. values for the input signal rise and fall times. It is however recommended by the
I²C specification that the input signal rise and fall times be less than 120 ns when fC <1MHz.
(2)
ns
tXL1XL2
tF
Input signal fall time
(2)
(2)
ns
tQL1QL2
(3)
3.
Characterized only, not tested in production.
tF
SDA (out) fall time
20(4)
4.
With CL = 10 pF.
120
ns
tDXCX
tSU:DAT Data in setup time
50
-
ns
tCLDX
tHD:DAT Data in hold time
0
-
ns
tCLQX
(5)
5.
To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
rising edge of SDA.
tDH
Data out hold time
100
-
ns
tCLQV
(6)
6.
tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 VCC or
0.7 VCC, assuming that the Rbus × Cbus time constant is within the values specified in Figure 12.
tAA
Clock low to next data valid (access time)
450
ns
tCHDL
tSU:STA Start condition setup time
250
-
ns
tDLCL
tHD:STA Start condition hold time
250
-
ns
tCHDH
tSU:STO Stop condition setup time
250
-
ns
tDHDL
tBUF
Time between Stop condition and next Start
condition
500
-
ns
tWLDL
(7)(3)
7.
WC=0 set up time condition to enable the execution of a WRITE command.
tSU:WC WC set up time (before the Start condition)
0
-
µs
tDHWH
(8)(3)
8.
WC=0 hold time condition to enable the execution of a WRITE command.
tHD:WC WC hold time (after the Stop condition)
1
-
µs
tW
tWR
Write time
-
5(9)
9.
10 ms for the M24C32-X, when VCC<1.7 V.
ms
tNS
(3)
Pulse width ignored (input filter on SCL and
SDA)
-80
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com