LOGIC DIAGRAM (POSITIVE LOGIC)

1B1

1A

OE

1B2

SW

SW

2B1

2A

2B2

SW

SW

3B1

3A

3B2

SW

SW

4B1

4A

4B2

SW

SW

S

4

7

9

12

1

15

2

3

5

6

11

10

14

13

SN74CBTLV3257-EP

ORDERABLE PART NUMBER

TOP-SIDE MARKING

–55

°C to 125°C

TSSOP – PW

Tape and reel

CCBTLV3257MPWREP

C3257EP

(1)

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

website at www.ti.com.

FUNCTION TABLE

INPUTS

FUNCTION

OE

S

L

L

A port = B1 port

L

H

A port = B2 port

H

X

Disconnect

2

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated

Product Folder Link(s): SN74CBTLV3257-EP