поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD7274 датащи(PDF) 9 Page - Analog Devices

номер детали AD7274
подробное описание детали  3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD7274 датащи(HTML) 9 Page - Analog Devices

Back Button AD7274 Datasheet HTML 5Page - Analog Devices AD7274 Datasheet HTML 6Page - Analog Devices AD7274 Datasheet HTML 7Page - Analog Devices AD7274 Datasheet HTML 8Page - Analog Devices AD7274 Datasheet HTML 9Page - Analog Devices AD7274 Datasheet HTML 10Page - Analog Devices AD7274 Datasheet HTML 11Page - Analog Devices AD7274 Datasheet HTML 12Page - Analog Devices AD7274 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 29 page
background image
AD7273/AD7274
Rev. 0 | Page 8 of 28
TIMING EXAMPLES
For the AD7274, if CS is brought high during the 14
th SCLK
rising edge after the two leading zeros and 12 bits of the
conversion are provided, the part can achieve the fastest
throughput rate, 3 MSPS. If CS is brought high during the 16
th
SCLK rising edge after the two leading zeros, 12 bits of the
conversion, and two trailing zeros are provided, a throughput
rate of 2.97 MSPS is achievable. This is illustrated in the
following two timing examples.
Timing Example 1
In Figure 6, using a 14 SCLK cycle, fSCLK = 48 MHz, and
the throughput is 3 MSPS. This produces a cycle time of
t2 + 12.5(1/fSCLK) + tACQ = 333 ns, where t2 = 6 ns min and
tACQ = 67 ns. This satisfies the requirement of 60 ns for tACQ.
Figure 6 also shows that tACQ comprises 0.5(1/fSCLK) + t9 + tQUIET,
where t9 = 4.2 ns max. This allows a value of 52.8 ns for tQUIET,
satisfying the minimum requirement of 4 ns.
Timing Example 2
The example in Figure 7 uses a 16 SCLK cycle, fSCLK = 48 MHz,
and the throughput is 2.97 MSPS. This produces a cycle time
of t2 + 12.5(1/fSCLK) + tACQ = 336 ns, where t2 = 6 ns min and
tACQ = 70 ns. Figure 7 shows that tACQ comprises 2.5(1/fSCLK) +
t8 + tQUIET, where t8 = 14 ns max. This satisfies the minimum
requirement of 4 ns for tQUIET.
12
3
4
5
13
14
15
16
SCLK
SDATA
THREE-STATE
THREE-
STATE TWO LEADING
ZEROS
TWO TRAILING
ZEROS
B
CS
t3
tCONVERT
t2
ZERO
Z
DB11
DB10
DB9
DB1
DB0
ZERO
ZERO
t6
t5
t8
t1
tQUIET
1/THROUGHPUT
t4
t7
Figure 5. AD7274 Serial Interface Timing 16 SCLK Cycle
12
3
4
5
13
14
SCLK
SDATA
THREE-STATE
THREE-
STATE
TWO LEADING
ZEROS
B
CS
t3
tCONVERT
t2
ZERO
Z
DB11
DB10
DB9
DB1
DB0
t6
t9
t1
tQUIET
1/THROUGHPUT
t4
t7
t5
Figure 6.AD7274 Serial Interface Timing 14 SCLK Cycle
12
3
4
5
13
12
14
15
16
SCLK
B
CS
tCONVERT
t2
t8
t1
tQUIET
1/THROUGHPUT
12.5(1/fSCLK)
tACQUISITION
Figure 7. Serial Interface Timing 16 SCLK Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com