ADP1713AUJZ-0.8-R71 datasheet(4/16 Pages) AD

4 / 16 page

ADP1712/ADP1713/ADP1714

Rev. A | Page 4 of 16

Parameter

Symbol

Conditions

Min

Typ

Max

Unit

EN INPUT LOGIC HIGH

VIH

2.5 V ≤ VIN ≤ 5.5 V

1.8

EN INPUT LOGIC LOW

VIL

2.5 V ≤ VIN ≤ 5.5 V

0.4

EN INPUT LEAKAGE CURRENT

VI-LEAKAGE

EN = IN or GND

0.1

μA

ADJ INPUT BIAS CURRENT

(ADP1712 ADJUSTABLE)

ADJI-BIAS

100

OUTPUT NOISE

OUTNOISE

ADP1713

10 Hz to 100 kHz, VIN = 5.0 V, VOUT = 0.75 V,

with 10 nF bypass capacitor

μV rms

ADP1712 and ADP1714

10 Hz to 100 kHz, VIN = 5.0 V, VOUT = 3.3 V

380

μV rms

POWER SUPPLY REJECTION RATIO

PSRR

ADP1713

1 kHz, VIN = 5.0 V, VOUT = 0.75 V, with 10 nF

bypass capacitor

ADP1712 and ADP1714

1 kHz, VIN = 5.0 V, VOUT = 3.3 V

1 Accuracy when OUT is connected directly to ADJ. When OUT voltage is set by external feedback resistors, absolute accuracy in adjust mode depends on the tolerances

of resistors used.

2 Based on an end-point calculation using 10 mA and 300 mA loads. See

for typical load regulation performance for loads less than 10 mA.

Figure 10

3 Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output

voltages above 2.5 V.

4 Start-up time is defined as the time between the rising edge of EN to OUT being at 95% of its nominal value.

5 Current limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V

output voltage is defined as the current that causes the output voltage to drop to 90% of 1.0 V, or 0.9 V.

ADP1713AUJZ-0.8-R71 датащи(PDF) 4 Page - Analog Devices

ADP1713AUJZ-0.8-R71 датащи(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

датащи скачать

ссылки URL