| поискавой системы для электроныых деталей |
|
MCP4441 датащи(PDF) 56 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP4441 датащи(HTML) 56 Page - Microchip Technology |
|
56 / 100 page ![]() MCP444X/446X DS22265A-page 56 © 2010 Microchip Technology Inc. 6.2.4 ADDRESSING The address byte is the first byte received following the START condition from the master device. The address contains four (or more) fixed bits and (up to) three user defined hardware address bits (pins A1 and A0). These 7-bits address the desired I2C device. The A6:A2 address bits are fixed to “01011” and the device appends the value of following two address pins (A1 and A0). Since there are address bits controlled by hardware pins, there may be up to four MCP44XX devices on the same I2C bus. Figure 6-9 shows the slave address byte format, which contains the seven address bits. There is also a read/ write (R/W) bit. Table 6-2 shows the fixed address for device. Hardware Address Pins The hardware address bits (A1, and A0) correspond to the logic level on the associated address pins. This allows up to eight devices on the bus. These pins have a weak pull-up enabled when the VDD < VBOR. The weak pull-up utilizes the “smart” pull-up technology and exhibits the same characteristics as the High-voltage tolerant I/O structure. The state of the A0 address pin is latch on POR/BOR. This is required since High Voltage commands force this pin (HVC/A0) to the VIHH level. FIGURE 6-9: Slave Address Bits in the I2C Control Byte. TABLE 6-2: DEVICE SLAVE ADDRESSES 6.2.5 SLOPE CONTROL The MCP44XX implements slope control on the SDA output. As the device transitions from HS mode to FS mode, the slope control parameter will change from the HS specification to the FS specification. For Fast (FS) and High-Speed (HS) modes, the device has a spike suppression and a Schmidt trigger at SDA and SCL inputs. Device Address Comment MCP44XX ‘0101 1’b + A1:A0 Supports up to 4 devices. (Note 1) Note 1: A0 is used for High-Voltage commands (HVC/A0) and the value is latched at POR/BOR. S A6A5 A4 A3A2 A1 A0 R/W A/A Start bit Slave Address R/W bit A bit (controlled by slave device) R/W = 0 = write R/W = 1 = read A = 0 = Slave Device Acknowledges byte A = 1 = Slave Device does not Acknowledge byte “0” “1” “0” “1” See Table 6-2 “1” |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |