 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
ADSP-21486KSWZ-2AB датащи(PDF) 54 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-21486KSWZ-2AB датащи(HTML) 54 Page - Analog Devices |
|
|
54 / 68 page  Rev. B | Page 54 of 68 | March 2013 ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489 JTAG Test Access Port and Emulation Table 54. JTAG Test Access Port and Emulation Parameter Min Max Unit Timing Requirements tTCK TCK Period 20 ns tSTAP TDI, TMS Setup Before TCK High 5 ns tHTAP TDI, TMS Hold After TCK High 6 ns tSSYS 1 1 System Inputs = DATA15–0, CLK_CFG1–0, RESET, BOOT_CFG2–0, DAI_Px, DPI_Px, and FLAG3–0. System Inputs Setup Before TCK High 7 ns tHSYS 1 System Inputs Hold After TCK High 18 ns tTRSTW TRST Pulse Width 4tCK ns Switching Characteristics tDTDO TDO Delay from TCK Low 10 ns tDSYS 2 2 System Outputs = DAI_Px, DPI_Px ADDR23–0, AMI_RD, AMI_WR, FLAG3–0, SDRAS, SDCAS, SDWE, SDCKE, SDA10, SDDQM, SDCLK and EMU. System Outputs Delay After TCK Low tTCK ÷ 2 + 7 ns Figure 40. IEEE 1149.1 JTAG Test Access Port TCK TMS TDI TDO SYSTEM INPUTS SYSTEM OUTPUTS tTCK tSTAP tHTAP tDTDO tSSYS tHSYS tDSYS |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
