поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8321EVRADDC датащи(PDF) 16 Page - Freescale Semiconductor, Inc

номер детали MPC8321EVRADDC
подробное описание детали  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8321EVRADDC датащи(HTML) 16 Page - Freescale Semiconductor, Inc

Back Button MPC8321EVRADDC Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 20Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 82 page
background image
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
16
Freescale Semiconductor
DDR1 and DDR2 SDRAM
Figure 4 shows the input timing diagram for the DDR controller.
Figure 4. DDR Input Timing Diagram
6.2.2
DDR1 and DDR2 SDRAM Output AC Timing Specifications
Table 19 provides the output AC timing specifications for the DDR1 and DDR2 SDRAM interfaces.
Table 19. DDR1 and DDR2 SDRAM Output AC Timing Specifications
At recommended operating conditions with D
n_GVDD of (1.8 or 2.5 V) ± 5%.
Parameter
Symbol1
Min
Max
Unit
Notes
MCK cycle time, (MCK/MCK crossing)
tMCK
7.5
10
ns
2
ADDR/CMD output setup with respect to MCK
tDDKHAS
ns
3
266 MHz
200 MHz
2.5
3.5
—
—
ADDR/CMD output hold with respect to MCK
tDDKHAX
ns
3
266 MHz
200 MHz
2.5
3.5
—
—
MCS output setup with respect to MCK
tDDKHCS
ns
3
266 MHz
200 MHz
2.5
3.5
—
—
MCS output hold with respect to MCK
tDDKHCX
ns
3
266 MHz
200 MHz
2.5
3.5
—
—
MCK to MDQS Skew
tDDKHMH
–0.6
0.6
ns
4
MCK[n]
MCK[n]
tMCK
MDQ[x]
MDQS[n]
tDISKEW
D1
D0
tDISKEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com