поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9512 датащи(PDF) 12 Page - Analog Devices

номер детали AD9512
подробное описание детали  1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9512 датащи(HTML) 12 Page - Analog Devices

Back Button AD9512 Datasheet HTML 8Page - Analog Devices AD9512 Datasheet HTML 9Page - Analog Devices AD9512 Datasheet HTML 10Page - Analog Devices AD9512 Datasheet HTML 11Page - Analog Devices AD9512 Datasheet HTML 12Page - Analog Devices AD9512 Datasheet HTML 13Page - Analog Devices AD9512 Datasheet HTML 14Page - Analog Devices AD9512 Datasheet HTML 15Page - Analog Devices AD9512 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 48 page
background image
AD9512
Rev. A | Page 12 of 48
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DELAY BLOCK ADDITIVE TIME JITTER1
Incremental additive jitter1
100 MHz Output
Delay FS = 1 ns (1600 μA, 1C) Fine Adj. 00000
0.61
ps
Delay FS = 1 ns (1600 μA, 1C) Fine Adj. 11111
0.73
ps
Delay FS = 2 ns (800 μA, 1C) Fine Adj. 00000
0.71
ps
Delay FS = 2 ns (800 μA, 1C) Fine Adj. 11111
1.2
ps
Delay FS = 3 ns (800 μA, 4C) Fine Adj. 00000
0.86
ps
Delay FS = 3 ns (800 μA, 4C) Fine Adj. 11111
1.8
ps
Delay FS = 4 ns (400 μA, 4C) Fine Adj. 00000
1.2
ps
Delay FS = 4 ns (400 μA, 4C) Fine Adj. 11111
2.1
ps
Delay FS = 5 ns (200 μA, 1C) Fine Adj. 00000
1.3
ps
Delay FS = 5 ns (200 μA, 1C) Fine Adj. 11111
2.7
ps
Delay FS = 11 ns (200 μA, 4C) Fine Adj. 00000
2.0
ps
Delay FS = 11 ns (200 μA, 4C) Fine Adj. 00100
2.8
ps
1 This value is incremental. That is, it is in addition to the jitter of the LVDS or CMOS output without the delay. To estimate the total jitter, the LVDS or CMOS output jitter
should be added to this value using the root sum of the squares (RSS) method.
SERIAL CONTROL PORT
Table 6.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CSB, SCLK (INPUTS)
CSB and SCLK have 30 kΩ
internal pull-down resistors
Input Logic 1 Voltage
2.0
V
Input Logic 0 Voltage
0.8
V
Input Logic 1 Current
110
μA
Input Logic 0 Current
1
μA
Input Capacitance
2
pF
SDIO (WHEN INPUT)
Input Logic 1 Voltage
2.0
V
Input Logic 0 Voltage
0.8
V
Input Logic 1 Current
10
nA
Input Logic 0 Current
10
nA
Input Capacitance
2
pF
SDIO, SDO (OUTPUTS)
Output Logic 1 Voltage
2.7
V
Output Logic 0 Voltage
0.4
V
TIMING
Clock Rate (SCLK, 1/tSCLK)
25
MHz
Pulse Width High, tPWH
16
ns
Pulse Width Low, tPWL
16
ns
SDIO to SCLK Setup, tDS
2
ns
SCLK to SDIO Hold, tDH
1
ns
SCLK to Valid SDIO and SDO, tDV
6
ns
CSB to SCLK Setup and Hold, tS, tH
2
ns
CSB Minimum Pulse Width High, tPWH
3
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com