T/H

10-BIT

SUCCESSIVE

APPROXIMATION

ADC

SCLK

CS

SDATA

CONTROL

LOGIC

1

2

3

4

5

6

CS

GND

SDATA

SCLK

ADC101S021

ADC101S021

SNAS307F – JULY 2005 – REVISED MARCH 2013

www.ti.com

Connection Diagram

Figure 1. 6-Lead SOT-23 or WSON

See DBV or NGF Package

Block Diagram

PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS

Pin No.

Symbol

Description

ANALOG I/O

3

DIGITAL I/O

4

SCLK

Digital clock input. This clock directly controls the conversion and readout processes.

5

SDATA

Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.

6

CS

Chip select. On the falling edge of CS, a conversion process begins.

POWER SUPPLY

Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to

1

GND with a 1 µF capacitor and a 0.1 µF monolithic capacitor located within 1 cm of the power pin.

2

GND

The ground return for the supply and signals.

PAD

GND

For package suffix CISD(X) only, it is recommended that the center pad should be connected to ground.

2

Submit Documentation Feedback

Copyright © 2005–2013, Texas Instruments Incorporated

Product Folder Links: ADC101S021