поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CYUSB201X датащи(PDF) 29 Page - Cypress Semiconductor

номер детали CYUSB201X
подробное описание детали  EZ-USB짰 FX3: SuperSpeed USB Controller
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CYPRESS [Cypress Semiconductor]
домашняя страница  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYUSB201X датащи(HTML) 29 Page - Cypress Semiconductor

Back Button CYUSB201X Datasheet HTML 25Page - Cypress Semiconductor CYUSB201X Datasheet HTML 26Page - Cypress Semiconductor CYUSB201X Datasheet HTML 27Page - Cypress Semiconductor CYUSB201X Datasheet HTML 28Page - Cypress Semiconductor CYUSB201X Datasheet HTML 29Page - Cypress Semiconductor CYUSB201X Datasheet HTML 30Page - Cypress Semiconductor CYUSB201X Datasheet HTML 31Page - Cypress Semiconductor CYUSB201X Datasheet HTML 32Page - Cypress Semiconductor CYUSB201X Datasheet HTML 33Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 45 page
background image
CYUSB301X
Document Number: 001-52136 Rev. *N
Page 29 of 45
Asynchronous Slave FIFO Read Sequence
Description
FIFO address is stable and the SLCS# signal is asserted.
SLOE# is asserted. This results in driving the data bus.
SLRD # is asserted.
Data from the FIFO is driven after assertion of SLRD#. This
data is valid after a propagation delay of tRDO from the falling
edge of SLRD#.
FIFO pointer is incremented on deassertion of SLRD#
In Figure 14, data N is the first valid data read from the FIFO. For
data to appear on the data bus during the read cycle, SLOE#
must be in an asserted state. SLRD# and SLOE# can also be
tied.
The same sequence of events is also shown for a burst read.
Note In the burst read mode, during SLOE# assertion, the data
bus is in a driven state (data is driven from a previously
addressed FIFO). After assertion of SLRD# data from the FIFO
is driven on the data bus (SLOE# must also be asserted). The
FIFO pointer is incremented after deassertion of SLRD#.
Table 11. Synchronous Slave FIFO Parameters[7]
Parameter
Description
Min
Max
Units
FREQ
Interface clock frequency
100
MHz
tCYC
Clock period
10
ns
tCH
Clock high time
4
ns
tCL
Clock low time
4
ns
tRDS
SLRD# to CLK setup time
2
ns
tRDH
SLRD# to CLK hold time
0.5
ns
tWRS
SLWR# to CLK setup time
2
ns
tWRH
SLWR# to CLK hold time
0.5
ns
tCO
Clock to valid data
8
ns
tDS
Data input setup time
2
ns
tDH
CLK to data input hold
0.5
ns
tAS
Address to CLK setup time
2
ns
tAH
CLK to address hold time
0.5
ns
tOELZ
SLOE# to data low-Z
0
ns
tCFLG
CLK to flag output propagation delay
8
ns
tOEZ
SLOE# deassert to Data Hi Z
8
ns
tPES
PKTEND# to CLK setup
2
ns
tPEH
CLK to PKTEND# hold
0.5
tCDH
CLK to data output hold
2
ns
Note Three-cycle latency from ADDR to DATA/FLAGS
Note
7. All parameters guaranteed by design and validated through characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com