 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
DAC8420FPZ2 датащи(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
DAC8420FPZ2 датащи(HTML) 3 Page - Analog Devices |
|
|
3 / 24 page  DAC8420 Rev. B | Page 3 of 24 SPECIFICATIONS ELECTRICAL CHARACTERISTICS1 @ VDD = +5.0 V ± 5%, VSS = 0 V, VVREFHI = +2.5 V, VVREFLD = 0 V, and VSS = −5.0 V ± 5%, VVREFLO = −2.5 V, −40°C ≤ TA ≤ +85°C unless otherwise noted.2 Table 1. Parameter Symbol Condition Min Typ Max Unit STATIC ACCURACY Integral Linearity E Grade INL ±¼ ±1 LSB Integral Linearity E Grade INL VSS = 0 V3 ±½ ±3 LSB Integral Linearity F Grade INL ±¾ ±2 LSB Integral Linearity F Grade INL VSS = 0 V3 ±1 ±4 LSB Differential Linearity DNL Monotonic over temperature ±¼ ±1 LSB Zero-Scale Error ZSE RL = 2 kΩ, VSS = −5 V ±4 LSB Full-Scale Error FSE RL = 2 kΩ, VSS = −5 V ±4 LSB Zero-Scale Error ZSE RL = 2 kΩ, VSS = 0 V3 ±8 LSB Full-Scale Error FSE RL = 2 kΩ, VSS = 0 V3 ±8 LSB Zero-Scale Temperature Coefficient TCZSE RL = 2 kΩ, VSS = −5 V4 ±10 ppm/°C Full-Scale Temperature Coefficient TCFSE RL = 2 kΩ, VSS = −5 V4 ±10 ppm/°C MATCHING PERFORMANCE Linearity Matching ±1 LSB REFERENCE Positive Reference Input Range5 VVREFHI VVREFLO + 2.5 VDD − 2.5 V Negative Reference Input Range5 VVREFLO VSS VVREFHI − 2.5 V Negative Reference Input Range VVREFLO VSS = 0 V5 0 VVREFHI − 2.5 V Reference High Input Current IVREFHI Code 0x000, Code 0x555 −0.75 ±0.25 +0.75 mA Reference Low Input Current IVREFLO Code 0x000, Code 0x555, VSS = −5 V −1.0 −0.6 mA AMPLIFIER CHARACTERISTICS Output Current IOUT VSS = −5 V −1.25 +1.25 mA Settling Time tS To 0.01%6 8 μs Slew Rate SR 10% to 90%6 1.5 V/μs LOGIC CHARACTERISTICS Logic Input High Voltage VINH 2.4 V Logic Input Low Voltage VINL 0.8 V Logic Input Current IIN 10 μA Input Capacitance4 CIN 13 pF LOGIC TIMING CHARACTERISTICS4, 7 Data Setup Time tDS 25 ns Data Hold tDH 55 ns Clock Pulse Width High tCH 90 ns Clock Pulse Width Low tCL 120 ns Select Time tCSS 90 ns Deselect Delay tCSH 5 ns Load Disable Time tLD1 130 ns Load Delay tLD2 35 ns Load Pulse Width tLDW 80 ns Clear Pulse Width tCLRW 150 ns |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
