| поискавой системы для электроныых деталей |
|
MCP2515-E/ML датащи(PDF) 52 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP2515-E/ML датащи(HTML) 52 Page - Microchip Technology |
|
52 / 92 page ![]() MCP2515 DS21801G-page 52 2003-2012 Microchip Technology Inc. 7.6.2 RECEIVER WARNING The REC has reached the MCU warning limit of 96. 7.6.3 TRANSMITTER WARNING The TEC has reached the MCU warning limit of 96. 7.6.4 RECEIVER ERROR-PASSIVE The REC has exceeded the error-passive limit of 127 and the device has gone to error-passive state. 7.6.5 TRANSMITTER ERROR-PASSIVE The TEC has exceeded the error-passive limit of 127 and the device has gone to error-passive state. 7.6.6 BUS-OFF The TEC has exceeded 255 and the device has gone to bus-off state. 7.7 Interrupt Acknowledge Interrupts are directly associated with one or more status flags in the CANINTF register. Interrupts are pending as long as one of the flags is set. Once an interrupt flag is set by the device, the flag can not be reset by the MCU until the interrupt condition is removed. REGISTER 7-1: CANINTE – INTERRUPT ENABLE (ADDRESS: 2Bh) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 MERRE WAKIE ERRIE TX2IE TX1IE TX0IE RX1IE RX0IE bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7 MERRE: Message Error Interrupt Enable bit 1 = Interrupt on error during message reception or transmission 0 =Disabled bit 6 WAKIE: Wake-up Interrupt Enable bit 1 = Interrupt on CAN bus activity 0 =Disabled bit 5 ERRIE: Error Interrupt Enable bit (multiple sources in EFLG register) 1 = Interrupt on EFLG error condition change 0 =Disabled bit 4 TX2IE: Transmit Buffer 2 Empty Interrupt Enable bit 1 = Interrupt on TXB2 becoming empty 0 =Disabled bit 3 TX1IE: Transmit Buffer 1 Empty Interrupt Enable bit 1 = Interrupt on TXB1 becoming empty 0 =Disabled bit 2 TX0IE: Transmit Buffer 0 Empty Interrupt Enable bit 1 = Interrupt on TXB0 becoming empty 0 =Disabled bit 1 RX1IE: Receive Buffer 1 Full Interrupt Enable bit 1 = Interrupt when message received in RXB1 0 =Disabled bit 0 RX0IE: Receive Buffer 0 Full Interrupt Enable bit 1 = Interrupt when message received in RXB0 0 =Disabled |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |