поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AD8115AST датащи(PDF) 7 Page - Analog Devices

номер детали AD8115AST
подробное описание детали  Low Cost 225 MHz 16 횞 16 Crosspoint Switches
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD8115AST датащи(HTML) 7 Page - Analog Devices

Back Button AD8115AST Datasheet HTML 3Page - Analog Devices AD8115AST Datasheet HTML 4Page - Analog Devices AD8115AST Datasheet HTML 5Page - Analog Devices AD8115AST Datasheet HTML 6Page - Analog Devices AD8115AST Datasheet HTML 7Page - Analog Devices AD8115AST Datasheet HTML 8Page - Analog Devices AD8115AST Datasheet HTML 9Page - Analog Devices AD8115AST Datasheet HTML 10Page - Analog Devices AD8115AST Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
AD8114/AD8115
Rev. B | Page 7 of 32
Table 6. Operation Truth Table
CE
UPDATE
CLK
DATA IN
DATA OUT
RESET
SER/
PAR
Operation/Comment
1
X
X
X
X
X
X
No change in logic.
0
1
f
Datai
Datai-80
1
0
The data on the serial DATA IN line is loaded into
serial register. The first bit clocked into the serial register
appears at DATA OUT 80 clocks later.
0
1
f
D0…D4,
A0… A3
NA in parallel mode
1
1
The data on the parallel data lines, D0 to D4, are
loaded into the 80 bit serial shift register location
addressed by A0 to A3.
0
0
X
X
X
1
X
Data in the 80-bit shift register transfers into the
parallel latches that control the switch array.
Latches are transparent.
X
X
X
X
X
0
X
Asynchronous operation. All outputs are disabled.
Remainder of logic is unchanged.
D
CLK
Q
A0
A1
A2
CLK
16
256
DATA IN
(SERIAL)
(OUTPUT
ENABLE)
SER/PAR
CE
UPDATE
OUT0 EN
DATA
OUT
PARALLEL
DATA
D Q
CLK
D Q
CLK
D Q
CLK
D Q
CLK
D1
D2
D3
D Q
CLK
D Q
CLK
D Q
CLK
D Q
CLK
D Q
CLK
OUT1 EN
OUT2 EN
OUT3 EN
OUT4 EN
OUT5 EN
OUT6 EN
OUT7 EN
D
LE
Q
CLR
OUT15
EN
OUTPUT ENABLE
SWITCH MATRIX
S
D1
Q
D0
D0
S
D1
Q
D0
S
D1
Q
D0
S
D1
Q
D0
S
D1
Q
D0
S
D1
Q
D0
S
D1
Q
D0
S
D1
Q
D0
D Q
CLK
S
D1
Q
D0
D4
DECODE
D
LE
Q
CLR
OUT0
EN
D
LE
OUT0
B0
Q
D
LE
Q
OUT0
B1
D
LE
Q
OUT0
B2
D
LE
Q
OUT0
B3
D
LE
OUT1
B0
Q
D
LE
Q
CLR
OUT14
EN
D
LE
OUT15
B0
Q
D
LE
OUT15
B1
Q
D
LE
OUT15
B2
Q
D Q
CLK
S
D1
Q
D0
S
D1
Q
D0
D
LE
OUT15
B3
Q
S
D1
Q
D0
OUT8 EN
OUT9 EN
OUT10 EN
OUT11 EN
OUT12 EN
OUT13 EN
OUT14 EN
OUT15 EN
A3
RESET
(OUTPUT ENABLE)
Figure 4. Logic Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com