rfPIC12F675F datasheet(13/136 Pages) MICROCHIP

13 / 136 page

 2003-2013 Microchip Technology Inc.

Preliminary

DS70091B-page 13

rfPIC12F675

2.2.2.5

PIR1 Register

The PIR1 register contains the interrupt flag bits, as

shown in Register 2-5.

PIR1 — PERIPHERAL INTERRUPT REGISTER 1 (ADDRESS: 0Ch)

Note:

Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of

its corresponding enable bit or the global

enable

bit,

GIE

(INTCON<7>).

User

software should ensure the appropriate

interrupt flag bits are clear prior to enabling

an interrupt.

R/W-0

U-0

R/W-0

U-0

R/W-0

EEIF

ADIF

—

CMIF

—

TMR1IF

bit 7

bit 0

bit 7

EEIF: EEPROM Write Operation Interrupt Flag bit



= The write operation completed (must be cleared in software)



= The write operation has not completed or has not been started

bit 6

ADIF: A/D Converter Interrupt Flag bit



= The A/D conversion is complete (must be cleared in software)



= The A/D conversion is not complete

bit 5-4

Unimplemented: Read as ‘0’

bit 3

CMIF: Comparator Interrupt Flag bit



= Comparator input has changed (must be cleared in software)



= Comparator input has not changed

bit 2-1

Unimplemented: Read as ‘0’

bit 0

TMR1IF: TMR1 Overflow Interrupt Flag bit



= TMR1 register overflowed (must be cleared in software)



= TMR1 register did not overflow

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

- n = Value at POR

’1’ = Bit is set

’0’ = Bit is cleared

x = Bit is unknown

rfPIC12F675F датащи(PDF) 13 Page - Microchip Technology

rfPIC12F675F датащи(HTML) 13 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL