поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LCMXO2-1200ZE-2TG100C датащи(PDF) 70 Page - Lattice Semiconductor

номер детали LCMXO2-1200ZE-2TG100C
подробное описание детали  MachXO2??Family Data Sheet
PDF  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LATTICE [Lattice Semiconductor]
домашняя страница  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LCMXO2-1200ZE-2TG100C датащи(HTML) 70 Page - Lattice Semiconductor

Back Button LCMXO2-1200ZE-2TG100C Datasheet HTML 66Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 67Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 68Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 69Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 70Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 71Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 72Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 73Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 74Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 106 page
background image
3-31
DC and Switching Characteristics
MachXO2 Family Data Sheet
sysCLOCK PLL Timing
Over Recommended Operating Conditions
Parameter
Descriptions
Conditions
Min.
Max.
Units
fIN
Input Clock Frequency (CLKI, CLKFB)
7
400
MHz
fOUT
Output Clock Frequency (CLKOP, CLKOS,
CLKOS2)
1.5625
400
MHz
fOUT2
Output Frequency (CLKOS3 cascaded from
CLKOS2)
0.0122
400
MHz
fVCO
PLL VCO Frequency
200
800
MHz
fPFD
Phase Detector Input Frequency
7
400
MHz
AC Characteristics
tDT
Output Clock Duty Cycle
Without duty trim selected
3
45
55
%
tDT_TRIM
7
Edge Duty Trim Accuracy
-75
75
%
tPH
4
Output Phase Accuracy
-6
6
%
tOPJIT
1, 8
Output Clock Period Jitter
fOUT > 100MHz
—
150
ps p-p
fOUT < 100MHz
—
0.007
UIPP
Output Clock Cycle-to-cycle Jitter
fOUT > 100MHz
—
180
ps p-p
fOUT < 100MHz
—
0.009
UIPP
Output Clock Phase Jitter
fPFD > 100MHz
—
160
ps p-p
fPFD < 100MHz
—
0.011
UIPP
Output Clock Period Jitter (Fractional-N)
fOUT > 100MHz
—
230
ps p-p
fOUT < 100MHz
—
0.12
UIPP
Output Clock Cycle-to-cycle Jitter
(Fractional-N)
fOUT > 100MHz
—
230
ps p-p
fOUT < 100MHz
—
0.12
UIPP
tSPO
Static Phase Offset
Divider ratio = integer
-120
120
ps
tW
Output Clock Pulse Width
At 90% or 10%
3
0.9
—
ns
tLOCK
2, 5
PLL Lock-in Time
—
15
ms
tUNLOCK
PLL Unlock Time
—
50
ns
tIPJIT
6
Input Clock Period Jitter
fPFD  20 MHz
—
1,000
ps p-p
fPFD < 20 MHz
—
0.02
UIPP
tHI
Input Clock High Time
90% to 90%
0.5
—
ns
tLO
Input Clock Low Time
10% to 10%
0.5
—
ns
tSTABLE
5
STANDBY High to PLL Stable
—
15
ms
tRST
RST/RESETM Pulse Width
1
—
ns
tRSTREC
RST Recovery Time
1
—
ns
tRST_DIV
RESETC/D Pulse Width
10
—
ns
tRSTREC_DIV
RESETC/D Recovery Time
1
—
ns
tROTATE-SETUP PHASESTEP Setup Time
10
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com