| поискавой системы для электроныых деталей |
|
MCP6482-E/MS датащи(PDF) 15 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP6482-E/MS датащи(HTML) 15 Page - Microchip Technology |
|
15 / 50 page ![]() 2012-2013 Microchip Technology Inc. DS20002322C-page 15 MCP6481/2/4 4.0 APPLICATION INFORMATION The MCP6481/2/4 family of op amps is manufactured using Microchip’s state-of-the-art CMOS process and is specifically designed for low-power, high-precision applications. 4.1 Inputs 4.1.1 PHASE REVERSAL The MCP6481/2/4 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-32 shows the input voltage exceeding the supply voltage without any phase reversal. 4.1.2 INPUT VOLTAGE LIMITS In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see Section 1.1 “Absolute Maximum Ratings †”). The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors against many (but not all) overvoltage conditions, and to minimize the input bias current (IB). FIGURE 4-1: Simplified Analog Input ESD Structures. The input ESD diodes clamp the inputs when they try to go more than one diode drop below VSS. They also clamp any voltages that go well above VDD. Their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond VDD) events. Very fast ESD events (that meet the specification) are limited so that damage does not occur. In some applications, it may be necessary to prevent excessive voltages from reaching the op amp inputs; Figure 4-2 shows one approach to protect these inputs. FIGURE 4-2: Protecting the Analog Inputs. A significant amount of current can flow out of the inputs when the Common mode voltage (VCM) is below ground (VSS), as shown in Figure 2-34. 4.1.3 INPUT CURRENT LIMITS In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents into the input pins (see Section 1.1 “Absolute Maximum Ratings †”). Figure 4-3 shows one approach to protect these inputs. The R1 and R2 resistors limit the possible currents in or out of the input pins (and the ESD diodes, D1 and D2). The diode currents will go through either VDD or VSS. FIGURE 4-3: Protecting the Analog Inputs. Bond Pad Bond Pad Bond Pad VDD VIN+ VSS Input Stage Bond Pad VIN– V1 VDD D1 V2 D2 MCP648X VOUT V1 R1 VDD D1 V2 R2 D2 R3 V OUT MCP648X min (R1,R2) > VSS –min(V1,V2) 2mA min (R1,R2)> max(V1,V2)– VDD 2mA |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |