INTEDG datasheet(405/478 Pages) MICROCHIP

405 / 478 page

 2010-2012 Microchip Technology Inc.

DS41414D-page 405

PIC16(L)F1946/47

TABLE 30-2:

OSCILLATOR PARAMETERS

TABLE 30-3:

PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)

FIGURE 30-7:

CLKOUT AND I/O TIMING

Standard Operating Conditions (unless otherwise stated)

Operating Temperature

-40°C

TA +125°C

Param

No.

Sym.

Characteristic

Freq.

Tolerance

Min.

Typ†

Max. Units

Conditions

OS08

HFOSC

Internal Calibrated HFINTOSC

Frequency(1)

2%

—

16.0

—

MHz 0°C

 TA  +60°C, VDD  2.5V

3%

—

16.0

—

MHz 60°C

 TA  +85°C, VDD  2.5V

5%

—

16.0

—

MHz -40°C

 TA  +125°C

OS08A MFOSC

Internal Calibrated MFINTOSC

Frequency(1)

2%

—

500

—

kHz

0°C

 TA  +60°C, VDD  2.5V

3%

—

500

—

kHz

60°C

 TA  +85°C, VDD  2.5V

5%

—

500

—

kHz

-40°C

 TA  +125°C

OS09

LFOSC

Internal LFINTOSC Frequency

—

kHz

-40°C

 TA  +125°C

OS10*

TIOSC ST HFINTOSC

Wake-up from Sleep Start-up Time

MFINTOSC

Wake-up from Sleep Start-up Time

——

3.2

s

—

s

These parameters are characterized but not tested.

†

Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are

not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as

possible. 0.1

F and 0.01 F values in parallel are recommended.

Param

No.

Sym.

Characteristic

Min.

Typ†

Max.

Units

Conditions

F10

FOSC Oscillator Frequency Range

—

MHz

F11

FSYS

On-Chip VCO System Frequency

—

MHz

F12

TRC

PLL Start-up Time (Lock Time)

—

F13*

CLK CLKOUT Stability (Jitter)

-0.25%

—

+0.25%

* These parameters are characterized but not tested.

† Data in “Typ” column is at 5V, 25

C unless otherwise stated. These parameters are for design guidance

only and are not tested.

FOSC

CLKOUT

I/O pin

(Input)

I/O pin

(Output)

OS11

OS19

OS13

OS15

OS18, OS19

OS20

OS21

OS17

OS16

OS14

OS12

OS18

Old Value

New Value

Write

Fetch

Read

Execute

Cycle

INTEDG датащи(PDF) 405 Page - Microchip Technology

INTEDG датащи(HTML) 405 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL