поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DM96LS02 датащи(PDF) 2 Page - Fairchild Semiconductor

номер детали DM96LS02
подробное описание детали  Dual Retriggerable Resettable Monostable Multivibrator
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FAIRCHILD [Fairchild Semiconductor]
домашняя страница  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

DM96LS02 датащи(HTML) 2 Page - Fairchild Semiconductor

  DM96LS02 Datasheet HTML 1Page - Fairchild Semiconductor DM96LS02 Datasheet HTML 2Page - Fairchild Semiconductor DM96LS02 Datasheet HTML 3Page - Fairchild Semiconductor DM96LS02 Datasheet HTML 4Page - Fairchild Semiconductor DM96LS02 Datasheet HTML 5Page - Fairchild Semiconductor DM96LS02 Datasheet HTML 6Page - Fairchild Semiconductor DM96LS02 Datasheet HTML 7Page - Fairchild Semiconductor DM96LS02 Datasheet HTML 8Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
www.fairchildsemi.com
2
Functional Description
The DM96LS02 dual retriggerable resettable monostable
multivibrator has two DC coupled trigger inputs per func-
tion, one active LOW (I0) and one active HIGH (I1). The I1
input and I0 input of the DM96LS02 utilize an internal
Schmitt trigger with hysteresis of 0.3V to provide increased
noise immunity. The use of active HIGH and LOW inputs
allows either rising or falling edge triggering and optional
non-retriggerable operation. The inputs are DC coupled
making triggering independent of input transition times.
When input conditions for triggering are met, the Q output
goes HIGH and the external capacitor is rapidly discharged
and then allowed to recharge. An input trigger which occurs
during the timing cycle will retrigger the circuit and result in
Q remaining HIGH. The output pulse may be terminated (Q
to the LOW state) at any time by setting the Direct Clear
input LOW. Retriggering may be inhibited by tying the Q
output to I0 or the Q output to I1. Differential sensing tech-
niques are used to obtain excellent stability over tempera-
ture
and
power
supply
variations
and
a
feedback
Darlington capacitor discharge circuit minimizes pulse
width variation from unit to unit. Schottky TTL output stages
provide high switching speeds and output compatibility with
all TTL logic families.
Logic Diagram
Operation Notes
TIMING
1. An external resistor (RX) and an external capacitor (CX)
are required as shown in the Logic Diagram. The value of
RX may vary from 1.0 kΩ to 1.0 MΩ.
2. The value of CX may vary from 0 to any necessary value
available. If, however, the capacitor has significant leakage
relative to VCC/RX the timing equations may not represent
the pulse width obtained.
3. The output pulse width tW for RX ≥ 10 kΩ and CX
1000 pF is determined as follows:
tW = 0.43 RXCX
Where RX is in kΩ, CX is in pF, t is in ns or RX is in kΩ, CX
is in
µF, t is in ms.
4. The output pulse width for RX < 10 kΩ or CX < 1000 pF
should be determined from pulse width versus CX or RX
graphs.
5. To obtain variable pulse width by remote trimming, the
following circuit is recommended:
6. Under any operating condition, CX and RX (Min) must be
kept as close to the circuit as possible to minimize stray
capacitance and reduce noise pickup.
7. VCC and ground wiring should conform to good high fre-
quency standards so that switching transients on VCC and
ground leads do not cause interaction between one shots.
Use of a 0.01
µF to 0.1 µF bypass capacitor between V
CC
and ground located near the circuit is recommended.
TRIGGERING
1. The minimum negative pulse width into I0 is 8.0 ns; the
minimum positive pulse width into I1 is 12 ns.
2. Input signals to the DM96LS02 exhibiting slow or noisy
transitions can use either trigger as both are Schmitt trig-
gers.
3. When non-retriggerable operation is required, i.e., when
input triggers are to be ignored during quasi-stable state,
input latching is used to inhibit retriggering.
4. An overriding active LOW level direct clear is provided
on each multivibrator. By applying a LOW to the clear, any
timing cycle can be terminated or any new cycle inhibited
until the LOW reset input is removed. Trigger inputs will not
produce spikes in the output when the reset is held LOW. A
LOW-to-HIGH transition on CD will not trigger the
DM96LS02. If the CD input goes HIGH coincident with a
trigger transition, the circuit will respond to the trigger.



Html Pages

1 2 3 4 5 6 7 8


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com