STM32F103RG datasheet(16/120 Pages) STMICROELECTRONICS

16 / 120 page

Description

STM32F103xF, STM32F103xG

16/120

Doc ID 16554 Rev 3

2.3.5

Embedded SRAM

96 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.6

FSMC (flexible static memory controller)

The FSMC is embedded in the STM32F103xF and STM32F103xG performance line family.

It has four Chip Select outputs supporting the following modes: PC Card/Compact Flash,

SRAM, PSRAM, NOR and NAND.

Functionality overview:

●

The three FSMC interrupt lines are ORed in order to be connected to the NVIC

●

Write FIFO

●

Code execution from external memory except for NAND Flash and PC Card

●

The targeted frequency, fCLK, is HCLK/2, so external access is at 36 MHz when HCLK

is at 72 MHz and external access is at 24 MHz when HCLK is at 48 MHz

2.3.7

LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It

supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to

specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-

effective graphic applications using LCD modules with embedded controllers or high-

performance solutions using external controllers with dedicated acceleration.

2.3.8

Nested vectored interrupt controller (NVIC)

The STM32F103xF and STM32F103xG performance line embeds a nested vectored

interrupt controller able to handle up to 60 maskable interrupt channels (not including the 16

interrupt lines of Cortex™-M3) and 16 priority levels.

●

Closely coupled NVIC gives low latency interrupt processing

●

Interrupt entry vector table address passed directly to the core

●

Closely coupled NVIC core interface

●

Allows early processing of interrupts

●

Processing of late arriving higher priority interrupts

●

Support for tail-chaining

●

Processor state automatically saved

●

Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt

latency.

2.3.9

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate

interrupt/event requests. Each line can be independently configured to select the trigger

event (rising edge, falling edge, both) and can be masked independently. A pending register

maintains the status of the interrupt requests. The EXTI can detect an external line with a

pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected

to the 16 external interrupt lines.

STM32F103RG датащи(PDF) 16 Page - STMicroelectronics

STM32F103RG датащи(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL