PCF85063TP datasheet(45/46 Pages) NXP

45 / 46 page

PCF85063TP

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2 — 15 April 2013

45 of 46

NXP Semiconductors

PCF85063TP

Tiny Real-Time Clock/calendar

25. Figures

Fig 1.

Block diagram of PCF85063TP . . . . . . . . . . . . . . .2

Fig 2.

Pin configuration for HWSON8 (PCF85063TP) . . .3

Fig 3.

Handling address registers . . . . . . . . . . . . . . . . . .4

Fig 4.

STOP bit functional diagram . . . . . . . . . . . . . . . . .7

Fig 5.

STOP bit release timing . . . . . . . . . . . . . . . . . . . . .8

Fig 6.

Software reset command . . . . . . . . . . . . . . . . . . . .9

Fig 7.

INT example for MI . . . . . . . . . . . . . . . . . . . . . . .10

Fig 8.

Offset calibration calculation workflow . . . . . . . . .15

Fig 9.

Result of offset calibration . . . . . . . . . . . . . . . . . .16

Fig 10. OS flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

Fig 11. Data flow for the time function . . . . . . . . . . . . . . .20

Fig 12. Access time for read/write operations . . . . . . . . .21

Fig 13. Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22

Fig 14. Definition of START and STOP conditions. . . . . .22

Fig 15. System configuration . . . . . . . . . . . . . . . . . . . . . .23

Fig 16. Acknowledgement on the I2C-bus . . . . . . . . . . . .23

Fig 17. Master transmits to slave receiver (WRITE

mode). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24

Fig 18. Master reads after setting register address

(WRITE register address; READ data) . . . . . . . .25

Fig 19. Device diode protection diagram of

PCF85063TP . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

Fig 20. Typical IDD with respect to fSCL . . . . . . . . . . . . . .28

Fig 21. Typical IDD as a function of temperature . . . . . . .29

Fig 22. Typical IDD with respect to VDD . . . . . . . . . . . . . .30

Fig 23. IDD with respect to quartz RS . . . . . . . . . . . . . . . .31

Fig 24. Oscillator frequency variation with respect

to VDD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31

Fig 25. I2C-bus timing diagram; rise and fall times refer

to 30 % and 70 % . . . . . . . . . . . . . . . . . . . . . . . .32

Fig 26. Application diagram for PCF85063TP . . . . . . . . .33

Fig 27. Package outline SOT1069-2 (HWSON8) of

PCF85063TP . . . . . . . . . . . . . . . . . . . . . . . . . . . .34

Fig 28. Tape and reel details for PCF85063TP . . . . . . . .35

Fig 29. Temperature profiles for large and small

components . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

Fig 30. Footprint information for reflow soldering of

SOT1069-2 (HWSON8) of PCF85063TP . . . . . .39

PCF85063TP датащи(PDF) 45 Page - NXP Semiconductors

PCF85063TP датащи(HTML) 45 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

датащи скачать

ссылки URL