поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC3589 датащи(PDF) 21 Page - Linear Technology

номер детали LTC3589
подробное описание детали  8-Channel Programmable, Parallelable 1A Buck DC/DCs
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  LINER [Linear Technology]
домашняя страница  http://www.linear.com
Logo LINER - Linear Technology

LTC3589 датащи(HTML) 21 Page - Linear Technology

Back Button LTC3589 Datasheet HTML 17Page - Linear Technology LTC3589 Datasheet HTML 18Page - Linear Technology LTC3589 Datasheet HTML 19Page - Linear Technology LTC3589 Datasheet HTML 20Page - Linear Technology LTC3589 Datasheet HTML 21Page - Linear Technology LTC3589 Datasheet HTML 22Page - Linear Technology LTC3589 Datasheet HTML 23Page - Linear Technology LTC3589 Datasheet HTML 24Page - Linear Technology LTC3589 Datasheet HTML 25Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 36 page
background image
LTC3375
21
3375fa
For more information www.linear.com/3375
operaTion
Table 1. Summary of I2C Sub-Addresses and Byte Formats. Bits A7, A6, A5, A4 of Sub-Address Need to be 0 to Access Registers
SUB-ADDRESS
A7A6A5A4A3A2A1A0 OPERATION
ACTION
BYTE FORMAT D7D6D5D4D3D2D1D0
DEFAULT
D7D6D5D4D3D2D1D0 COMMENTS
0000 0000 (00h)
Read/Write
Global Logic RESET_ALL, DT[1], DT[0], IGNORE_EN,
1KPD, SLOW, RD_TEMP, Unused
0000 0000
Bits either act at top level or on all
buck switching regulators at once
0000 0001 (01h)
Read/Write Buck1 Register ENABLE, MODE, PHASE[1], PHASE[0],
DAC[3], DAC[2]. DAC[1], DAC[0]
0000 1100
0000 0010 (02h)
Read/Write Buck2 Register ENABLE, MODE, PHASE[1], PHASE[0],
DAC[3], DAC[2]. DAC[1], DAC[0]
0000 1100
0000 0011 (03h)
Read/Write Buck3 Register ENABLE, MODE, PHASE[1], PHASE[0],
DAC[3], DAC[2]. DAC[1], DAC[0]
0001 1100
0000 0100 (04h)
Read/Write Buck4 Register ENABLE, MODE, PHASE[1], PHASE[0],
DAC[3], DAC[2]. DAC[1], DAC[0]
0001 1100
0000 0101 (05h)
Read/Write Buck5 Register ENABLE, MODE, PHASE[1], PHASE[0],
DAC[3], DAC[2]. DAC[1], DAC[0]
0010 1100
0000 0110 (06h)
Read/Write Buck6 Register ENABLE, MODE, PHASE[1], PHASE[0],
DAC[3], DAC[2]. DAC[1], DAC[0]
0010 1100
0000 0111 (07h)
Read/Write Buck7 Register ENABLE, MODE, PHASE[1], PHASE[0],
DAC[3], DAC[2]. DAC[1], DAC[0]
0011 1100
0000 1000 (08h)
Read/Write Buck8 Register ENABLE, MODE, PHASE[1], PHASE[0],
DAC[3], DAC[2]. DAC[1], DAC[0]
0011 1100
0000 1001 (09h)
Read/Write
RST Mask
PGOOD[8], PGOOD[7], PGOOD[6],
PGOOD[5], PGOOD[4], PGOOD[3],
PGOOD[2], PGOOD[1]
1111 1111
Fault will pull RST low if the
corresponding bit is ‘1’
0000 1010 (0Ah)
Read/Write
IRQ PGOOD
Mask
PGOOD[8], PGOOD[7], PGOOD[6],
PGOOD[5], PGOOD[4], PGOOD[3],
PGOOD[2], PGOOD[1]
0000 0000
Fault will pull IRQ low if the
corresponding bit is ‘1’
0000 1011 (0Bh)
Read/Write
IRQ UVLO
Mask
UVLO[8], UVLO[7], UVLO[6], UVLO[5],
UVLO[4], UVLO[3], UVLO[2], UVLO[1]
0000 0000
Fault will pull IRQ low if the
corresponding bit is ‘1’
0000 1100 (0Ch)
Read
PGOOD Status
Register
(Latched at
IRQ fault)
PGOOD[8], PGOOD[7], PGOOD[6],
PGOOD[5], PGOOD[4], PGOOD[3],
PGOOD[2], PGOOD[1]
Read back of PGOOD based
faults. If the corresponding mask
bit is ‘0’, then bit can be used to
read back real time data
0000 1101 (0Dh)
Read
UVLO Status
Register
(Latched at
IRQ fault)
UVLO[8], UVLO[7], UVLO[6], UVLO[5],
UVLO[4], UVLO[3], UVLO[2], UVLO[1]
Read back of UVLO based faults.
If the corresponding mask bit is
‘0’, then bit can be used to read
back real time data
0000 1110 (0Eh)
Read
Temp Monitor DT_WARN, TEMP[6], TEMP[5],
TEMP[4], TEMP[3], TEMP[2], TEMP[1],
TEMP[0]
TEMP bits read back the TEMP
digital code. DT_WARN bit
latches high if an IRQ fault has
been caused due to a DT Warning
0000 1111 (0Fh)
Write
Clear Interrupt
NA
Clears the Interrupt Bit, Status
Latches are Unlatched
When the LTC3375 is read from, it releases the SDA line
so that the master may acknowledge receipt of the data.
Since the LTC3375 only transmits one byte of data during
a read cycle, a master not acknowledging the data sent
by the LTC3375 has no I2C specific consequence on the
operation of the I2C port.
I2C Slave Address
The LTC3375 responds to a 7-bit address which has been
factory programmed to b’0110100[R/WB]’. The LSB of
the address byte, known as the read/write bit, should
be 0 when writing to the LTC3375 and 1 when reading
data from it. Considering the address as an 8-bit word,



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com