| поискавой системы для электроныых деталей |
|
ADM1026 датащи(PDF) 51 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADM1026 датащи(HTML) 51 Page - Analog Devices |
|
51 / 56 page ![]() ADM1026 Rev. A | Page 51 of 56 Table 97. Register 54h, AIN4 High Limit (Power-On Default FFh) Bit Name R/W Description 7–0 AIN4 High Limit R/W This register contains the high limit of the AIN4 analog input channel. Table 98. Register 55h, AIN5 High Limit (Power-On Default FFh) Bit Name R/W Description 7–0 AIN5 High Limit R/W This register contains the high limit of the AIN5 analog input channel. Table 99. Register 56h, AIN6 High Limit (Power-On Default FFh) Bit Name R/W Description 7–0 AIN6 High Limit R/W This register contains the high limit of the AIN6 analog input channel. Table 100. Register 57h, AIN7 High Limit (Power-On Default FFh) Bit Name R/W Description 7–0 AIN7 High Limit R/W This register contains the high limit of the AIN7 analog input channel. Table 101. Register 58h, AIN0 Low Limit (Power-On Default 00h) Bit Name R/W Description 7–0 AIN0 Low Limit R/W This register contains the low limit of the AIN0 analog input channel. Table 102. Register 59h, AIN1 Low Limit (Power-On Default 00h) Bit Name R/W Description 7–0 AIN1 Low Limit R/W This register contains the low limit of the AIN1 analog input channel. Table 103. Register 5Ah, AIN2 Low Limit (Power-On Default 00h) Bit Name R/W Description 7–0 AIN2 Low Limit R/W This register contains the low limit of the AIN2 analog input channel. Table 104. Register 5Bh, AIN3 Low Limit (Power-On Default 00h) Bit Name R/W Description 7–0 AIN3 Low Limit R/W This register contains the low limit of the AIN3 analog input channel. Table 105. Register 5Ch, AIN4 Low Limit (Power-On Default 00h) Bit Name R/W Description 7–0 AIN4 Low Limit R/W This register contains the low limit of the AIN4 analog input channel. Table 106. Register 5Dh, AIN5 Low Limit (Power-On Default 00h) Bit Name R/W Description 7–0 AIN5 Low Limit R/W This register contains the low limit of the AIN5 analog input channel. Table 107. Register 5Eh, AIN6 Low Limit (Power-On Default 00h) Bit Name R/W Description 7–0 AIN6 Low Limit R/W This register contains the low limit of the AIN6 analog input channel. Table 108. Register 5Fh, AIN7 Low Limit (Power-On Default 00h) Bit Name R/W Description 7–0 AIN7 Low Limit R/W This register contains the low limit of the AIN7 analog input channel. Table 109. Register 60h, FAN0 High Limit (Power-On Default FFh) Bit Name R/W Description 7–0 FAN0 High Limit R/W This register contains the high limit of the FAN0 tach channel. Table 110. Register 61h, FAN1 High Limit (Power-On Default FFh) Bit Name R/W Description 7–0 FAN1 High Limit R/W This register contains the high limit of the FAN1 tach channel. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |