поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9883/PCB датащи(PDF) 12 Page - Analog Devices

номер детали AD9883/PCB
подробное описание детали  110 MSPS Analog Interface for Flat Panel Displays
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9883/PCB датащи(HTML) 12 Page - Analog Devices

Back Button AD9883/PCB Datasheet HTML 8Page - Analog Devices AD9883/PCB Datasheet HTML 9Page - Analog Devices AD9883/PCB Datasheet HTML 10Page - Analog Devices AD9883/PCB Datasheet HTML 11Page - Analog Devices AD9883/PCB Datasheet HTML 12Page - Analog Devices AD9883/PCB Datasheet HTML 13Page - Analog Devices AD9883/PCB Datasheet HTML 14Page - Analog Devices AD9883/PCB Datasheet HTML 15Page - Analog Devices AD9883/PCB Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 24 page
background image
REV. 0
AD9883
–12–
Coast Timing
In most computer systems, the Hsync signal is provided con-
tinuously on a dedicated wire. In these systems, the COAST
input and function are unnecessary, and should not be used and
the pin should be permanently connected to the inactive state.
In some systems, however, Hsync is disturbed during the
Vertical Sync period (Vsync). In some cases, Hsync pulses
disappear. In other systems, such as those that employ Compos-
ite Sync (Csync) signals or embedded Sync-On-Green (SOG),
Hsync includes equalization pulses or other distortions during
Vsync. To avoid upsetting the clock generator during Vsync,
it is important to ignore these distortions. If the pixel clock
PLL sees extraneous pulses, it will attempt to lock to this new
frequency, and will have changed frequency by the end of the
Vsync period. It will then take a few lines of correct Hsync tim-
ing to recover at the beginning of a new frame, resulting in a
“tearing” of the image at the top of the display.
The COAST input is provided to eliminate this problem. It is
an asynchronous input that disables the PLL input and allows
the clock to free-run at its then-current frequency. The PLL can
free-run for several lines without significant frequency drift.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com