| поискавой системы для электроныых деталей |
|
AD9849 датащи(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9849 датащи(HTML) 6 Page - Analog Devices |
|
6 / 36 page ![]() REV. 0 –6– AD9848/AD9849 TIMING SPECIFICATIONS (CL = 20 pF, fCLI = 20 MHz [AD9848] or 30 MHz [AD9849], Serial Timing in Figure 3, unless otherwise noted.) Parameter Symbol Min Typ Max Unit MASTER CLOCK (CLI), AD9848 CLI Clock Period tCLI 50 ns CLI High/Low Pulsewidth tADC 25 ns Delay From CLI to Internal Pixel Period Position tCLIDLY 6ns MASTER CLOCK (CLI), AD9849 CLI Clock Period tCONV 33.33 ns CLI High/Low Pulsewidth tADC 16.67 ns EXTERNAL MODE CLAMPING CLPDM Pulsewidth tCDM 4 10 Pixels CLPOB Pulsewidth 1 tCOB 2 20 Pixels SAMPLE CLOCKS SHP Rising Edge to SHD Rising Edge (AD9848) tS1 20 ns SHP Rising Edge to SHD Rising Edge (AD9849) tS1 13 ns DATA OUTPUTS Output Delay from Programmed Edge tOD 6ns Pipeline Delay 9 Cycles SERIAL INTERFACE Maximum SCK Frequency fSCLK 10 MHz SL to SCK Setup Time tLS 10 ns SCK to SL Hold Time tLH 10 ns SDATA Valid to SCK Rising Edge Setup tDS 10 ns SCK Falling Edge to SDATA Valid Hold tDH 10 ns SCK Falling Edge to SDATA Valid Read tDV 10 ns NOTES 1Maximum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp reference. Specifications subject to change without notice. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |