| поискавой системы для электроныых деталей |
|
PCA9554B датащи(PDF) 13 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9554B датащи(HTML) 13 Page - NXP Semiconductors |
|
13 / 36 page ![]() PCA9554B_PCA9554C All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved. Product data sheet Rev. 1 — 19 September 2012 13 of 36 NXP Semiconductors PCA9554B; PCA9554C Low-voltage 8-bit I2C-bus/SMBus low power I/O port [1] Level that VDD can glitch down to with a ramp rate of 0.4 s/V, but not cause a functional disruption when tw(gl)VDD <1 s. [2] Glitch width that will not cause a functional disruption when V DD(gl) =0.5 VDD. Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (tw(gl)VDD) and glitch height (VDD(gl)) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 16 and Table 10 provide more information on how to measure these specifications. VPOR is critical to the power-on reset. VPOR is the voltage level at which the reset condition is released and all the registers and the I2C-bus/SMBus state machine are initialized to their default states. The value of VPOR differs based on the VDD being lowered to or from 0V. Figure 17 and Table 10 provide more details on this specification. Table 10. Recommended supply sequencing and ramp rates Tamb =25 C (unless otherwise noted). Not tested; specified by design. Symbol Parameter Condition Min Typ Max Unit (dV/dt)f fall rate of change of voltage Figure 14 0.1 - 2000 ms (dV/dt)r rise rate of change of voltage Figure 14 0.1 - 2000 ms td(rst) reset delay time Figure 14; re-ramp time when VDD drops to VSS 1- - s Figure 15; re-ramp time when VDD drops to VPOR(min) 50 mV 1- - s V DD(gl) glitch supply voltage difference Figure 16 [1] -- 1.0 V tw(gl)VDD supply voltage glitch pulse width Figure 16 [2] -- 10 s VPOR(trip) power-on reset trip voltage falling VDD 0.7 - - V rising VDD -- 1.4 V Fig 16. Glitch width and glitch height Fig 17. Power-on reset voltage (VPOR) 002aah331 VDD time tw(gl)VDD ∆VDD(gl) 002aah332 POR time VDD time VPOR (rising VDD) VPOR (falling VDD) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |