поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD6432AST датащи(PDF) 11 Page - Analog Devices

номер детали AD6432AST
подробное описание детали  GSM 3 V Transceiver IF Subsystem
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD6432AST датащи(HTML) 11 Page - Analog Devices

Back Button AD6432AST Datasheet HTML 7Page - Analog Devices AD6432AST Datasheet HTML 8Page - Analog Devices AD6432AST Datasheet HTML 9Page - Analog Devices AD6432AST Datasheet HTML 10Page - Analog Devices AD6432AST Datasheet HTML 11Page - Analog Devices AD6432AST Datasheet HTML 12Page - Analog Devices AD6432AST Datasheet HTML 13Page - Analog Devices AD6432AST Datasheet HTML 14Page - Analog Devices AD6432AST Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
AD6432
–11–
REV. 0
PRODUCT OVERVIEW
The AD6432 provides most of the active circuitry required to
realize a complete low power, single-conversion superhetero-
dyne time division transceiver, or the latter part of a double-
conversion transceiver, at input receive frequencies up to
350 MHz with an IF from 10 MHz to 50 MHz and transmit
frequencies up to 300 MHz. The internal I/Q demodulators,
with their associated phase-locked loop and the internal I/Q
modulator, support a wide variety of modulation modes, includ-
ing n-PSK, n-QAM, and GMSK. A single positive supply volt-
age of 3 V is required (2.7 V minimum, 3.6 V maximum) at a
typical supply current of 13 mA at midgain in receive mode and
13 mA in transmit mode. In the following discussion, VPOS will
be used to denote the power supply voltage, which will be as-
sumed to be 3 V.
31
19
21
23
24
25
26
16
6
9
10
13
14
17
RFHI
RFLO
MXOP
MXOM
LC
BANDPASS
FILTER
IFIP
IFIM
90
0
3MHz
4.7k
4.7k
4.7k
4.7k
DIVIDE BY
1 OR 2
PHASE
DETECTOR
GAIN TEMP. COMPENSATION
33
29
20
39
42
43
40
41
38
37
LOHI
LOLO
MODO
PCAO
5
2
35
90
0
IRXN
IRXP
QRXN
QRXP
IFS0
FREF
FLTR
GAIN
GREF
RXPU
TXPU
ITXN
ITXP
QTXN
QTXP
PCAP
PCAM
QUADRATURE
VCO
RX, TX
BIAS
2
AD6432
Figure 27. Functional Block Diagram
Figure 27 shows the main sections of the AD6432. In the re-
ceive path, it consists of a variable-gain UHF mixer and linear
two-stage IF strip, both of which together provide a calibrated
voltage-controlled gain range of more than 80 dB, followed by a
tunable IF bandpass filter and dual quadrature demodulators.
These are driven by inphase and quadrature clocks generated
by a Phase-Locked Loop (PLL) locked to a corrected external
reference. In the transmit path it consists of a quadrature modu-
lator followed by a low-pass filter. The quadrature modulator is
driven by quadrature frequencies that are generated internally
by dividing the external local oscillator frequency by two. A
CMOS-compatible power-down interface completes the AD6432.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com