поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT86RF233 датащи(PDF) 21 Page - ATMEL Corporation

номер детали AT86RF233
подробное описание детали  Low Power, 2.4GHz Transceiver for ZigBee, RF4CE, IEEE 802.15.4, 6LoWPAN, and ISM Applications
PDF  196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT86RF233 датащи(HTML) 21 Page - ATMEL Corporation

Back Button AT86RF233 Datasheet HTML 17Page - ATMEL Corporation AT86RF233 Datasheet HTML 18Page - ATMEL Corporation AT86RF233 Datasheet HTML 19Page - ATMEL Corporation AT86RF233 Datasheet HTML 20Page - ATMEL Corporation AT86RF233 Datasheet HTML 21Page - ATMEL Corporation AT86RF233 Datasheet HTML 22Page - ATMEL Corporation AT86RF233 Datasheet HTML 23Page - ATMEL Corporation AT86RF233 Datasheet HTML 24Page - ATMEL Corporation AT86RF233 Datasheet HTML 25Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 196 page
background image
21
8351B–MCU Wireless–06/12
AT86RF233
Notes:
1.
The SRAM access mode is not intended to be used as an alternative to the
Frame Buffer access modes (see Section 6.3.2).
2.
Frame Buffer access violations are not indicated by a TRX_UR interrupt when
using the SRAM access mode, for further details refer to Section 9.3.3.
6.4 Radio Transceiver Status information
Each Atmel AT86RF233 SPI access can be configured to return status information of the
radio transceiver (PHY_STATUS) to the microcontroller using the first byte of the data
transferred via MISO.
The content of the radio transceiver status information can be configured using register
bits SPI_CMD_MODE (register 0x04, TRX_CTRL_1). After reset, the content on the
first byte send on MISO to the microcontroller is set to zero.
6.4.1 Register Description
Note:
1.
Throughout this datasheet, underlined values indicate reset settings.
Register 0x04 (TRX_CTRL_1):
The TRX_CTRL_1 register is a multi-purpose register to control various operating
modes and settings of the radio transceiver.
Figure 6-15. Register TRX_CTRL_1.
Bit
7
6
5
4
0x04
PA_EXT_EN
IRQ_2_EXT_EN
TX_AUTO_CRC_
ON
RX_BL_CTRL
TRX_CTRL_1
Read/Write
R/W
R/W
R/W
R/W
Reset value
0
0
1
0
Bit
3
2
1
0
0x04
SPI_CMD_MODE
IRQ_MASK_MODE
IRQ_POLARITY
TRX_CTRL_1
Read/Write
R/W
R/W
R/W
R/W
Reset value
0
0
1
0
 Bit 3:2 - SPI_CMD_MODE
Each SPI transfer returns bytes back to the SPI master. The content of the first byte
(PHY_STATUS) can be configured using register bits SPI_CMD_MODE.
Table 6-4. SPI_CMD_MODE.
Register Bits
Value
Description
SPI_CMD_MODE
0
Default (empty, all bits zero)
1
Monitor TRX_STATUS register
2
Monitor PHY_RSSI register
3
Monitor IRQ_STATUS register
Note:
2.
More information to register TRX_STATUS, see Section 7.1.5, to register
PHY_RSSI, see Section 8.3, and to register IRQ_STATUS, see Section 6.7.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com