поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD5532HS датащи(PDF) 3 Page - Analog Devices

номер детали AD5532HS
подробное описание детали  32-Channel 14-Bit DAC with High-Speed 3-Wire Serial Interface
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD5532HS датащи(HTML) 3 Page - Analog Devices

  AD5532HS Datasheet HTML 1Page - Analog Devices AD5532HS Datasheet HTML 2Page - Analog Devices AD5532HS Datasheet HTML 3Page - Analog Devices AD5532HS Datasheet HTML 4Page - Analog Devices AD5532HS Datasheet HTML 5Page - Analog Devices AD5532HS Datasheet HTML 6Page - Analog Devices AD5532HS Datasheet HTML 7Page - Analog Devices AD5532HS Datasheet HTML 8Page - Analog Devices AD5532HS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
REV. 0
–3–
AD5532HS
(VDD = +4.75 V to +12 V, VSS = –4.75 V to –12 V; AVCC = 4.75 V to 5.25 V; DVCC = 2.7 V to 5.25 V; AGND =
DGND = DAC_GND = 0 V; REF_IN = 2.5 V; All outputs unloaded. All specifications TMIN to TMAX unless otherwise noted.)
Parameter
1, 2
A Version
3
Unit
Conditions/Comments
Output Voltage Settling Time
4
10
µs max
100 pF, 5 k
Ω Load; Full-Scale Change
Slew Rate
0.85
V/
µs typ
Digital-to-Analog Glitch Impulse
1
nV-s typ
1 LSB Change around Major Carry
Digital Crosstalk
5
nV-s typ
Analog Crosstalk
1
nV-s typ
Digital Feedthrough
0.2
nV-s typ
Output Noise Spectral Density @ 1 kHz
170
nV/
√Hz typ
NOTES
1See Terminology
2Guaranteed by design and characterization, not production tested
3B Version: Industrial temperature range –40
°C to +85°C.
4Timed from the end of a write sequence.
Specifications subject to change without notice.
TIMING CHARACTERISTICS
Limit at TMIN, TMAX
Parameter
1, 2, 3
(A Version)
Unit
Conditions/Comments
fUPDATE
1.1
MHz max
Channel Update Rate
fCLKIN
30
MHz max
SCLK Frequency
t1
13
ns min
SCLK High Pulsewidth
t2
13
ns min
SCLK Low Pulsewidth
t3
15
ns min
SYNC Falling Edge to SCLK Falling Edge Setup Time
t4
50
ns min
SYNC Low Time
t5
10
ns min
SYNC High Time
t6
10
ns min
DIN Setup Time
t7
5
ns min
DIN Hold Time
t8
280
ns min
19th SCLK Falling Edge to SYNC Falling Edge for Next Write
t9
20
ns min
RESET Pulsewidth
NOTES
1See Timing Diagrams in Figure 1.
2Guaranteed by design and characterization, not production tested.
3All input signals are specified with t
R = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of (VIL + VIH)/2.
Specifications subject to change without notice.
AC CHARACTERISTICS
(VDD = +4.75 V to +12 V, VSS = –4.75 V to –12 V; AVCC = 4.75 V to 5.25 V; DVCC = 2.7 V to 5.25 V;
AGND = DGND = DAC_GND = 0 V; All specifications TMIN to TMAX unless otherwise noted.)
1
23
45
t1
t2
t3
t4
LSB
t6
t7
16
17
18
19
MSB
SCLK
SYNC
DIN
t8
1
t9
RESET
t5
Figure 1. Serial Interface Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com