AD5320 datasheet(2/12 Pages) AD

2 / 12 page

–2–

REV. B

AD5320–SPECIFICATIONS

(VDD = +2.7 V to +5.5 V; RL = 2 k

to GND; CL = 200 pF to GND; all specifications

TMIN to TMAX unless otherwise noted)

B Version

Parameter

Min

Typ

Max

Unit

Conditions/Comments

STATIC PERFORMANCE

Resolution

Bits

Relative Accuracy

±16

LSB

See Figure 2.

Differential Nonlinearity

± 1

LSB

Guaranteed Monotonic by Design. See Figure 3.

Zero Code Error

+40

All Zeroes Loaded to DAC Register. See Figure 6.

Full-Scale Error

–0.15

–1.25

% of FSR

All Ones Loaded to DAC Register. See Figure 6.

Gain Error

±1.25 % of FSR

Zero Code Error Drift

–20

µV/°C

Gain Temperature Coefficient

–5

ppm of FSR/

°C

OUTPUT CHARACTERISTICS

Output Voltage Range

VDD

Output Voltage Settling Time

µs

1/4 Scale to 3/4 Scale Change (400 Hex to C00 Hex).

RL = 2 kΩ; 0 pF < CL < 200 pF. See Figure 16.

µsR

L = 2 k

Ω; C

L = 500 pF

Slew Rate

µs

Capacitive Load Stability

470

RL =

∞

1000

RL = 2 k

Ω

Digital-to-Analog Glitch Impulse

nV-s

1 LSB Change Around Major Carry. See Figure 19.

Digital Feedthrough

0.5

nV-s

DC Output Impedance

Ω

Short Circuit Current

VDD = +5 V

VDD = +3 V

Power-Up Time

2.5

µs

Coming Out of Power-Down Mode. VDD = +5 V

µs

Coming Out of Power-Down Mode. VDD = +3 V

LOGIC INPUTS

Input Current

± 1

µA

VINL, Input Low Voltage

0.8

VDD = +5 V

VINL, Input Low Voltage

0.6

VDD = +3 V

VINH, Input High Voltage

2.4

VDD = +5 V

VINH, Input High Voltage

2.1

VDD = +3 V

Pin Capacitance

POWER REQUIREMENTS

VDD

2.7

5.5

IDD (Normal Mode)

DAC Active and Excluding Load Current

VDD = +4.5 V to +5.5 V

140

250

µAV

IH = VDD and VIL = GND

VDD = +2.7 V to +3.6 V

115

200

µAV

IH = VDD and VIL = GND

IDD (All Power-Down Modes)

VDD = +4.5 V to +5.5 V

0.2

µAV

IH = VDD and VIL = GND

VDD = +2.7 V to +3.6 V

0.05

µAV

IH = VDD and VIL = GND

POWER EFFICIENCY

IOUT/IDD

ILOAD = 2 mA. VDD = +5 V

NOTES

1Temperature ranges are as follows: B Version: –40

°C to +105°C.

2Linearity calculated using a reduced code range of 48 to 4047. Output unloaded.

3Guaranteed by design and characterization, not production tested.

Specifications subject to change without notice.

AD5320 датащи(PDF) 2 Page - Analog Devices

AD5320 датащи(HTML) 2 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

датащи скачать

ссылки URL