поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8351CGEB/V датащи(PDF) 91 Page - Wolfson Microelectronics plc

номер детали WM8351CGEB/V
подробное описание детали  Wolfson AudioPlus??Stereo CODEC with Power Management
PDF  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8351CGEB/V датащи(HTML) 91 Page - Wolfson Microelectronics plc

Back Button WM8351CGEB/V Datasheet HTML 87Page - Wolfson Microelectronics plc WM8351CGEB/V Datasheet HTML 88Page - Wolfson Microelectronics plc WM8351CGEB/V Datasheet HTML 89Page - Wolfson Microelectronics plc WM8351CGEB/V Datasheet HTML 90Page - Wolfson Microelectronics plc WM8351CGEB/V Datasheet HTML 91Page - Wolfson Microelectronics plc WM8351CGEB/V Datasheet HTML 92Page - Wolfson Microelectronics plc WM8351CGEB/V Datasheet HTML 93Page - Wolfson Microelectronics plc WM8351CGEB/V Datasheet HTML 94Page - Wolfson Microelectronics plc WM8351CGEB/V Datasheet HTML 95Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 330 page
background image
Production Data
WM8351
w
PD, April 2012, Rev 4.5
91
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
8:9
AIF_FMT [1:0]
10
(I
2S)
Data format
00 = Right Justified
01 = Left Justified
10 = I
2S
11 = DSP / PCM mode
Note - see Section 13.11 for the
selection of 8-bit mode.
R114 (72h)
Audio
Interface
ADC
Control
7
AIFADC_PD
0
Enables a pull down on ADC data pin
0 = disabled
1 = enabled
6
AIFADCL_SRC
0
Selects Left channel ADC output.
0 = ADC Left channel
1 = ADC Right channel
5
AIFADCR_SRC
1
Selects Right channel ADC output.
0 = ADC Left channel
1 = ADC Right channel
4
AIFADC_TDM_
CHAN
0
ADCDAT TDM Channel Select
0 = ADCDAT outputs data on slot 0
1 = ADCDAT output data on slot 1
3
AIFADC_TDM
0
ADC TDM Enable
0 = Normal ADCDAT operation
1 = TDM enabled on ADCDAT
R115 (73h)
Audio
Interface
DAC
Control
7
AIFDAC_PD
0
Enables a pull down on DAC data pin
0 = disabled
1 = enabled
6
DACL_SRC
0
Selects Left channel DAC input.
0 = DAC Left channel
1 = DAC Right channel
5
DACR_SRC
1
Selects Right channel DAC input.
0 = DAC Left channel
1 = DAC Right channel
4
AIFDAC_TDM_
CHAN
0
DACDAT TDM Channel Select
0 = DACDAT outputs data on slot 0
1 = DACDAT output data on slot 1
3
AIFDAC_TDM
0
DAC TDM Enable
0 = Normal DACDAT operation
1 = TDM enabled on DACDAT
Table 46 Selecting the Audio Data Format
In Left Justified mode, the MSB is available on the first rising edge of BCLK following an LRCLK
transition. The other bits up to the LSB are then transmitted in order. Depending on word length,
BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.
Figure 50 Left Justified Audio Interface (assuming n-bit word length)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com