поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8716SEDS/V датащи(PDF) 15 Page - Wolfson Microelectronics plc

номер детали WM8716SEDS/V
подробное описание детали  High Performance 24-bit, 192kHz Stereo DAC
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8716SEDS/V датащи(HTML) 15 Page - Wolfson Microelectronics plc

Back Button WM8716SEDS/V Datasheet HTML 11Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 12Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 19Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 26 page
background image
Production Data
WM8716
w
PD, Rev 4.2, August 2008
15
SOFT MUTE
MUT
(REG2, B0)
L
Soft Mute off (normal operation)
H
Soft Mute on (no output)
Table 8 Soft Mute
Setting MUT causes the attenuation to ramp from the current value down to 00. The values held in
the attenuation registers are unchanged. When MUT is reset the attenuation will ramp back up to the
previous value. The ramp rate is 128/fs s/0.5dB step.
DIGITAL DE-EMPHASIS
DEM
(REG2, B1)
L
De-emphasis off
H
De-emphasis on
Table 9 Digital De-Emphasis
DAC OPERATION ENABLE
OPE
(REG2,B2)
L
Normal operation
H
DAC output forced to bipolar zero,
irrespective of input data.
Table 10 DAC Operation Enable
AUDIO DATA INPUT FORMAT
I2S
(REG3, B0)
IW1
(REG2, B4)
IW0
(REG2, B3)
AUDIO INTERFACE
0
0
0
16-bit standard right justified
0
0
1
20-bit standard right justified
0
1
0
24-bit standard right justified
0
1
1
24-bit left justified (MSB first)
1
0
0
16-bit I2S
1
0
1
24-bit I
2S
1
1
0
20-bit I2S
1
1
1
20-bit left justified (MSB first)
Table 11 Audio Data Input Format
POLARITY OF LR INPUT CLOCK
The left channel data for a particular sample instant is always input first, then the right channel data.
LRP
(REG3, B1)
L
LR High – left channel
LR Low – right channel
H
LR Low – left channel
LR High – right channel
Table 12 Polarity of LR Input Clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com