| поискавой системы для электроныых деталей |
|
SPEAR320 датащи(PDF) 50 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320 датащи(HTML) 50 Page - STMicroelectronics |
|
50 / 73 page ![]() Timing requirements SPEAr320 50/73 Doc ID 16755 Rev 5 7 Timing requirements Note: Signal transition levels used for timing measurements are 0.2*VDD and 0.8*VDD. 7.1 External interrupt timing characteristics 7.2 Reset timing characteristics Note: Warm reset is generated by writing any value to the System controller SYSSTAT register. 7.3 DDR2 timing characteristics The characterization timing is done considering an output load of 10 pF on all the DDR pads. The timing parameters listed are defined by JEDEC for DDR memories. DDR memories whose parameters are within the ranges defined in Table 29, Table 30 and Table 31 can be interfaced with SPEAr320. Read cycle timing apply to DQS and DQ input to SPEAr. Write cycle timings refer to DQS and DQ output to SPEAr. Table 27. PL_GPIO external interrupt input timing Symbol Description Min Unit tINT Minimum width for rising edge interrupt pulse 24 ns Table 28. Cold (power-on) reset Symbol Description Min Unit tRP MRESET pin active low state duration 10 ms |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |