STA382BW datasheet(150/172 Pages) STMICROELECTRONICS

150 / 172 page

STA382BW

150/172

Doc ID 022783 Rev 1

7.20

Short-circuit protection mode registers SHOK (address 0x47)

The following power bridge pins short-circuit protections are implemented in the

STA382BW:

●

OUTxx vs GNDx

●

OUTxx vs VCCx

●

OUT1B vs OUT2A

The protection is enabled when reg. 0x4C bit 0 (SHEN) is set to ‘1’. The protection will

check the short-circuit when the EAPD bit is toggled from ‘0’ to ‘1’ (i.e. the power bridge is

switched on), and only if the test passes (no short) does the power bridge leave the tristate

condition.

GNDSH equal to ‘0’ means that OUTxx is shorted to ground, while the same value on

VCCSH means that OUTxx is shorted to Vcc, finally OUTSH=’0’ means that OUT1B is

shorted to OUT2A.

Table 169.

PLL register 0x45 bits

Bit

R/W

RST

Name

Description

R/W

PLL_DIRP

‘0’: PLL configuration is determined by MCS bits

‘1’: PLL configuration is determined by FRAC, IDIV

and NDIV

R/W

PLL_PWD

‘0’: PLL normal behavior

‘1’: PLL is in power-down mode

R/W

PLL_BYP

‘0’: sys clock is from PLL

‘1’: sys clock is from external pin (PLL is bypassed)

2R/W

OSC_PD

‘0’: Normal behavior

‘1’: Internal oscillator is in power-down

R/W

BOOST32K

‘0’: Input oversampling selected by IR bits

‘1’: Input oversampling is selected x3

Table 170.

PLL register 0x46 bits

Bit

R/W

RST

Name

Description

BYPSTATE

PLL bypass state

PDSTATE

PLL PD state

OSCOK

OSCI locked

LOWCK

Clock input frequency check

reserved

GNDSH

VCCSH

OUTSH

STA382BW датащи(PDF) 150 Page - STMicroelectronics

STA382BW датащи(HTML) 150 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL